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ABSTRACT
Quantum computation has been a major focus of research in the past two decades, with
recent experiments demonstrating basic algorithms on small numbers of qubits. A large-
scale universal quantum computer would have a profound impact on science and tech-
nology, providing a solution to several problems intractable for classical computers. To
realise such a machine, today’s small-scale experiments must be scaled up, and a system
must be built which provides control and measurement of many hundreds of qubits.
A device of this scale is challenging: qubits are highly sensitive to their environment,
and the control electronics must employ sophisticated isolation techniques in order to
preserve the qubits’ fragile states. Solid-state qubits require deep-cryogenic cooling to
suppress thermal excitations on the same scale as the energy-level splitting of the qubit.
This cryogenic requirement imposes tight constraints on the amount of heat which can
be dissipated on or near the quantum devices. In current state-of-the-art experiments,
qubits are controlled using room-temperature electronics which are electrically connected
to the quantum devices.
This thesis investigates various technologies and techniques which can be used to
control quantum systems, and which can be easily scaled to much larger systems. With the
requirements for semiconductor spin-qubits in mind, several custom electronic systems, to
provide quantum control from deep cryogenic temperatures, are designed and measured.
A system architecture is proposed for quantum control, with elements distributed
across the various temperature stages of a dilution refrigerator. The system provides a
scalable approach to executing quantum algorithms on a large number of qubits. Basic
control of a gallium arsenide qubit is demonstrated using a cryogenically operated field-
programmable gate array (FPGA), which directs control pulses to multiple gates of the
qubit using custom gallium arsenide switches.
The cryogenic performance of a commercial FPGA is measured, as the main logic
processor in a cryogenic quantum control system. The modular system design allows
for various daughterboards to be connected for different experiments. Daughterboards
featuring commercial digital-to-analog converters are used to demonstrate the capabilities
of the instrumentation platform, and measurements of the cryogenic operation of the
digital-to-analog converters are presented.
Recent work towards a one-hundred qubit cryogenic control system is shown, includ-
ing the design of interconnect solutions between the 4-kelvin instrument platform and
millikelvin quantum devices and multiplexing circuitry. With qubit fidelity over the fault-
tolerant threshold for certain error correcting codes, accompanying control platforms will
play a key role in the development of a scalable quantum machine.
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PREFACE
The work in this thesis was undertaken in the Quantum Nanoscience Laboratory at the
University of Sydney. The work involved measurement of quantum systems, and an
understanding of quantum mechanics and quantum information theory. It also relied
heavily on skills developed in my mechatronics engineering undergraduate degree.
I see myself as a ‘quantum engineer’ [1], and have spent the time during my masters
developing my knowledge of quantum mechanics and refining my electrical and rf engi-
neering skills, which are both essential to the role of a quantum engineer in the modern
quantum physics laboratory environment. I believe the role of the quantum engineers will
become extremely important in the coming years, to realise a useful quantum computer.
No matter what the area of specialisation, one should have a good working knowledge of
quantum physics, quantum information theory, cryogenics, and some knowledge of me-
chanical and electrical engineering, and computer science. I do not claim to be an expert
in all these fields, but I would recommend to any engineer or scientist intending to pursue
a career in this field to study any of those fields which are less familiar, to appreciate all
the complexities involved in scaling quantum control systems.
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CHAPTER 1: INTRODUCTION
1.1 QUANTUM COMPUTING
Quantum computers, first proposed in the 1980s [2], store and manipulate information
in quantum mechanical systems. The power of quantum computing lies in the uniquely
quantum phenomena of superposition and entanglement. Quantum algorithms have been
found that can solve a range of problems asymptotically faster than any known classical
algorithm, which has led to a rapid growth in research in the field.
Peter Shor showed in 1995 that a quantum algorithm could factorise integers in poly-
nomial time [3], while the best-known classical algorithm runs in sub-exponential time.
Since many cryptographic algorithms rely on the assumption that integer factorisation
is inherently difficult, this has profound implications for cryptography and security: a
large quantum computer could break modern public-key-based cryptosystems. Soon after
Shor’s algorithm came Grover’s algorithm [4], which searches unstructured databases of
size N in O(
√
N)-time, compared to the classical limit which runs in O(N)-time. Quan-
tum computers will also be able to simulate quantum systems [5]: classical computers
cannot efficiently simulate quantum systems, while quantum computers will be able to
simulate condensed-matter physics, high-energy physics, chemical dynamics and protein
folding. Quantum simulation problems may be solved on much smaller quantum comput-
ers than are required for large factorisation problems.
Over the past two decades, theorists have proposed a number of different flavours of
quantum systems which may be suitable for quantum information processing. In recent
years, experimentalists have fabricated and measured individual quantum bits or qubits,
demonstrated control and readout of their superposition states [6, 7], created entangled
states among multiple qubits [8, 9], and operated basic quantum algorithms on few-qubit
devices [10].
1.2 RESEARCH GOAL
As various platforms for quantum computing are being developed and explored, which
qubit flavour will prove the most suitable for high fidelity, scalable quantum computing
is a compelling question. State of the art experiments have only demonstrated control
of fewer than 10 qubits [11]. These experimental setups are already pushing the limit of
what is achievable using generic laboratory instrumentation.
Investigating control systems for various qubit flavours sheds light on technical chal-
lenges associated with controlling them. If the control system for a particular qubit flavour
is significantly harder to develop, it may be less suitable to pursue for large-scale quantum
systems, even if that qubit has advantages like faster control or longer coherence times.
The goal of this thesis is to develop components for a system architecture which
1
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can control hundreds of solid-state qubits, demonstrating techniques which can feasibly
be scaled to much larger numbers. A device with hundreds of physical qubits may be
quite some time away, but the challenges of developing classical support hardware are
daunting, and significant development is necessary in the near future, to ensure classical
hardware does not become a bottleneck to progress in the field. However, the system
will be immediately useful even before a device with hundreds of coupled qubits has
been fabricated. Designs of few-qubit devices are currently far from optimised, and there
are many open questions which will need to be answered before larger devices can be
fabricated with any reasonable yield. With a large-scale control system it will become
possible to fabricate few-qubit devices in large quantities, simultaneously characterise all
of them, and choose the best candidates for arrays of qubits; such characterisation will also
give invaluable insight into material properties, and it will be possible to gather statistics
to improve material growth and control fabrication.
The development of this control system focuses on techniques which are suitable for
semiconductor spin qubits. However, the techniques are, to varying degrees, also applica-
ble to a range of solid-state qubit flavours.
1.3 THESIS STRUCTURE
Chapter 2 presents a literature review of solid-state quantum systems which are currently
at the forefront of research. Support hardware required to operate the quantum devices
is discussed, along with the complexities of scaling up the systems.
A high-level quantum computing control-architecture is proposed in chapter 3, in
which control components are distributed across the various temperature stages of a di-
lution refrigerator. The components are scalable to control a quantum computer with
hundreds of qubits. Multiplexing circuits, fabricated on a gallium arsenide (GaAs) struc-
ture operated at millikelvin, are controlled by a commercial off-the-shelf (COTS) field-
programmable gate array at 4 K, and multiplex high-frequency control signals which are
generated with conventional equipment at room-temperature.
In chapter 4 an FPGA-based instrumentation platform is presented which operates
at 4 K, using a COTS FPGA. The platform is modular, and daughterboards can be
installed with large numbers of DACs, signal generators, ADCs, and other useful front-
end and rear-end mixed-signal circuits. The small size, modular expansion capability, and
high bandwidth processing capabilities are ideal for use as the primary logic in a cryogenic
quantum control system.
A technique for generating and distributing a large number of voltages to drive high-
impedance gates is detailed in chapter 5. The design provides multiple voltages from each
voltage source, using a custom analog demultiplexer application-specific integrated circuits
(ASICs), fabricated using a complementary metal-oxide-semiconductor (CMOS) process.
An example daughterboard printed circuit board (PCB) incorporating the voltage sources
and demultiplexers is presented, alongside a separate daughterboard for generating high-
speed control pulses.
1.3. THESIS STRUCTURE 3
Chapter 6 presents the design of an interconnect system for millikelvin integration
of 100-qubit devices with the logic and voltage generators described. The interconnect
system consists of high-density wiring manufactured using flexible PCB, and a PCB to
connect 960 dc signals and 32 rf signals to the qubits, via devices to multiplex qubit
control and readout signals.
I conclude with a summary of the achievements and a look at the future of scaling
these control systems.
CHAPTER 2: BUILDING A QUANTUM COMPUTER
2.1 QUANTUM INFORMATION SYSTEMS
2.1.1 Qubits
Quantum bits, or qubits, are quantum mechanical two-level systems analogous to classical
bits. However, unlike classical bits which may only take one of the two values ‘0’ or ‘1’,
a qubit exhibits the quantum mechanical phenomenon of superposition. If a quantum
system can be in two distinct energy states, which we can label |0〉 and |1〉, then it may
also be in any ‘superposition’ state α |1〉 + β |0〉, where α and β are complex coefficients
and their squares sum to unity, |α|2 + |β|2 = 1.
The pure states of a qubit are commonly represented geometrically as the set of vectors
pointing to the surface of a sphere called the Bloch Sphere, shown in Fig. 2.1. Changing
the state of a qubit can be interpreted as a rotation of the state vector around a particular
axis of the sphere. At least two axes of control are required in order to achieve ‘full control’
of a qubit.
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Figure 2.1: The Bloch Sphere is a representation of a qubit.
Multiple qubits may also be ‘entangled’ with each other. An entangled quantum
system is one which cannot be described as independent quantum states of each particle,
but only as a single, correlated, quantum state of two particles. In a maximally entangled
state, a measurement on one particle collapses the entire quantum state, and the state of
the other particle is known from the result of the measurement on the first particle: the
two states are perfectly correlated.
The combination of superposed states and entangled states allows a small register
of qubits to store a large amount of information. Performing operations on registers of
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entangled qubits allows certain quantum algorithms to scale more favourably than the
best known equivalent classical algorithms.
The major difficulty in realising and operating qubits is the fragile and analog nature
of the quantum states before measurement. Two types of error, or decoherence, can
occur in a qubit: relaxation and dephasing. If the qubit is unintentionally coupled to its
environment, for example to an electric or magnetic field, its state can change, moving
around the surface of the Bloch sphere. In the case of relaxation, an excited state decays
into the ground state, which is commonly represented by the north pole of the Bloch
sphere. In the case of dephasing, the phase information is lost, which is represented by a
rotation around the z-axis of the Bloch sphere. To increase the qubit lifetime, sources of
decoherence must be minimised or counteracted.
The following sections introduce various solid-state qubit flavours. The hardware
systems developed in this thesis are being trialled on semiconductor spin qubits. Spin
qubits and their associated control hardware requirements are discussed first and in most
detail. A brief introduction is given on Josephson-junction-based superconducting qubits,
since the operating requirements are similar to those of semiconductor spin qubits. Finally,
Majorana qubits are touched upon, an interesting idea that uses topological systems to
overcome qubit decoherence, and could also make use of a similar control architecture to
spin qubits.
2.2 QUANTUM DOTS AS QUBITS
A quantum dot is a device which tightly confines electrons in all three spatial dimensions,
leading to discrete energy levels for the electrons occupying the dots. In each dimension,
the size of the dot is comparable to the de Broglie wavelength of the electrons.
Various semiconductor systems can be used to define a quantum dot. In chapter 3
operation of a Gallium Arsenide (GaAs) double quantum dot device is demonstrated.
A description of GaAs quantum dots is given below, followed by an explanation of the
three flavours of spin qubit in quantum dot systems: Loss DiVincenzo (LD) qubits in
single dots, Singlet-Triplet (ST) qubits in double dots, and Exchange-Only (EO) and
Resonant-Exchange (RX) qubits in triple dots.
2.2.1 AlGaAs Heterostructure Quantum Dots
A heterostructure of AlGaAs and GaAs is fabricated to create 2-dimensional electron gas
(2DEG). The planar interface between AlGaAs and GaAs creates a ‘potential well’, a
local minimum in the electrical potential energy (Fig. 2.2(a)). Electrons become tightly
confined in the vertical direction by the potential well, and there are discrete energy levels
corresponding to the motion degree of freedom in the confinement dimension. The mate-
rial is engineered such that only one energy level is below the Fermi energy (Fig. 2.2(b)).
Negative voltages on metallic gates on the top surface of the semiconductor locally
increase the electric potential, leaving depleted regions in the 2DEG. Small regions con-
fined in both remaining dimensions of the 2DEG are quantum dots, while regions where
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electrons are free to move in one dimension only are known as quantum point contacts
(QPCs). Fig. 2.2(c) shows the 3D layout of a triple quantum-dot device, where the gate
pattern is used to define three quantum dots in a linear array on one side of a ‘fence gate’,
and a QPC is defined for use as a charge-sensor (see section 2.3.3 for more details).
The device must be cooled to deep cryogenic temperatures (a few tens of millikelvin),
to ensure there is no thermal excitation of electrons into higher energy levels.
GaAs
Al0.3Ga0.7As
Al0.3Ga0.7As
δ-doping
GaAs
GaAs
Metal gates
Superlattice
2DEG
Energy
EF
(a) (b) (c)
Figure 2.2: (a) AlGaAs/GaAs heterostructure schematic. (b) Energy dia-
gram for the heterostructure, with discretised energy levels shown as dashed
lines. A ‘potential well’ appears at the interface between AlGaAs and GaAs.
The only energy level below the fermi level (red dashed line) is occupied.
The tight confinement of electrons in the vertical direction creates a 2-
dimensional electron-gas (2DEG). (c) Isometric view of a triple quantum-dot
device. The 2DEG (blue) is depleted by applying negative voltages to metal
gates on the top of the device, leaving three quantum dots. On the far
side, an additional gate creates a quantum point contact (QPC) for use as
a charge-sensor.
2.2.2 Loss–DiVincenzo Qubit
An example of a two-level system which can be used as a qubit is the spin of an electron.
This can be achieved in a lateral quantum dot architecture, like the one shown in Fig. 2.2,
where each quantum dot can confine a single electron as a qubit, and is known as a
Loss–DiVincenzo (LD) qubit, named after the authors of the 1998 proposal [12]. When
a magnetic field is applied, the zero-field ground-state of the electron is split into two
energy levels, the lower energy spin-up level and the higher spin-down level, which are
traditionally represented as the |0〉 and |1〉 basis vectors.
Control of a single qubit is provided by pulsing an oscillating in-plane magnetic field to
achieve electron-spin resonance (ESR) [13]. Two-qubit operations are performed using the
exchange interaction, where the tunnel-barrier between two quantum dots, each acting as
a qubit, is controlled by changing the voltage on a gate between the dots [12, 13]. While
electronic gating is straightforward, rapid control of the magnetic field is more challenging,
and harder to localise, which makes scaling to large numbers of qubits very difficult.
2.2. QUANTUM DOTS AS QUBITS 7
While the LD proposal only needs a single quantum-dot per qubit, other spin-qubit
architectures using double and triple quantum dots have their own advantages.
2.2.3 Double-Dots and Charge-Stability Diagrams
To understand the operation of spin qubits in multi-quantum-dots, it is important to
understand how the ‘charge states’ can be manipulated. The charge-stability diagram is
a representation of charge-states in multi-quantum-dot devices, and indicates the charge
occupancy of each dot as a function of voltages on two of the gates. In a double dot, regions
of the same charge occupancy are labeled with two numbers nL and nR, corresponding to
the number of electrons in the the left and right dots respectively, in the format (nL, nR).
The concept is the same for a triple dot, and uses three numbers for charge occupancy of
the left, middle, and right dots.
The double-dot device used in chapter 3 is shown in Fig. 2.3(a). Its left-most and right-
most confinement gates have voltages VL and VR applied, respectively (both voltages are
negative).
(1,2)(1,1)
(1,0)
(0,2)(0,1)
(0,0)
(1,2)(1,1)
(1,0)
(0,2)(0,1)
(0,0)
VR
VL
VR
VL
(b)(a) (c)
VL
VR
QPC
Figure 2.3: (a) Electron micrograph of the double-dot device used in chap-
ter 3. Blue circles represent the two quantum dots. (b,c) Charge stability
diagram of a double dot with (b) no tunnel-coupling and (c) finite tunnel-
coupling, between dots.
Fig. 2.3(b) shows a model charge-stability diagram of a double dot with a large poten-
tial barrier between the dots: when only a few electrons occupy the dots, the setting the
right-wall voltage VR more negative (moving left on the diagram) incrementally removes
electrons from the right dot, until the dot is empty; similarly, setting the left-wall voltage
VL more negative (moving down on the diagram) incrementally removes electrons from
the left dot. The lines seperating regions of similar charge are not perfectly horizontal and
vertical. A more negative voltage on one gate increases the electric potential immediately
adjacent to it most strongly, but also has a slight effect on the electric potential further
away.
Fig. 2.3(c) depicts a charge-stability diagram for the dot when the potential barrier
between the dots is reduced: the wavefunctions of electrons in the left and right dots
overlap, and a narrow range of voltages open up in which electrons can be moved directly
8 CHAPTER 2. BUILDING A QUANTUM COMPUTER
between the left and right dots (for example, at the (1, 0)-to-(0, 1) and (1, 1)-to-(0, 2)
transitions).
2.2.4 Singlet-Triplet Qubit
A singlet-triplet qubit uses the spin-state of a pair of electrons to encode data [14]. LD
qubits (with a single spin) are extremely sensitive to fluctuations in the local magnetic
field, which makes it very hard to isolate them from the magnetic environment. Encoding
a qubits using the relative spins of two electrons can overcome this limitation.
A pair of electrons in a single quantum-dot, in the (0, 2) charge configuration for exam-
ple, may be in a singlet spin-state S(0, 2) or in one of three triplet-states T+(0, 2), T0(0, 2)
or T−(0, 2). The energy diagram for the two-electron system in a quantum double-dot is
shown in Fig. 2.4(a). A magnetic field seperates the otherwise degenerate triplet states.
Fig. 2.4(b), shows the Bloch Sphere of a singlet-triplet qubit, with the computational
basis states |S〉 and |T0〉 at the north and south poles, respectively.
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Figure 2.4: (a) Energy levels for two electrons in a quantum double-dot, as
a function of detuning. (b) Bloch Sphere of a singlet-triplet qubit.
The singlet-triplet qubit operates around the (1, 1)-to-(0, 2) transition (Fig. 2.3(c)). A
detuning parameter, , represents the relative potential levels of the two quantum dots,
which are controlled by the gate voltages. The detuning corresponds to different operating
points on the charge stability diagram: at  = 0, the double-dot is at the (1, 1)-to-(0, 2)
transition; at  < 0 it is in the (1, 1) region; and at  > 0 it is in the (0, 2) region.
The ST qubit can be initialised into a singlet state S(0,2) with positive detuning. At
negative detuning, the qubit can be manipulated: a fixed gradient magnetic field ∆Bz
causes rotation between |S〉 and |T0〉 states; the exchange energy J() is varied to control
rotation about the z-axis of the Bloch Sphere, between |↑↓〉 and |↓↑〉.
After manipulation, the spin-state can be determined using spin-to-charge conversion.
The detuning is returned to a positive value, which favours the (0, 2) charge configuration.
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If the qubit is in the S(1, 1) singlet state after manipulation, it will return to the S(0, 2)
state. However, if it is in the T0(1, 1) state after manipulation, it will return to the higher
energy T0(0, 2) configuration. The Pauli exclusion principle forbids the two electrons in
the the T0 state from occupying the same dot. This effectively blocks the T0 state from
tunneling into the (0,2) charge configuration, an effect known as ‘Pauli spin blockade’,
so the triplet state’s charge configuration is distinguishable from the singlet state where
both electrons occupy the same dot.
2.2.5 Exchange-Only and Resonant-Exchange Qubits
A quantum triple-dot can be operated as an exchange-only (EO) qubit [15], which provides
full control around the Block Sphere using only exchange interactions, rather than relying
on local magnetic fields for some of the control, as in LD qubits and ST qubits. Using
only exchange interactions allows control with only electrical gating [16, 17] which results
in extremely fast single-qubit operation times on the nanosecond scale [18].
The energy diagram and charge stability diagram for an EO qubit and more complex
than for a ST qubit, and this higher complexity leads to additional challenges in tuning
the device to operate in the desired few-electron regime. However, the requirements for
control of an EO qubit are very similar to those of a ST qubit: a large number of static
voltages are applied to confinement gates, and a small number of wide-band voltage pulses
are applied to a subset of the gates.
The resonant-exchange (RX) qubit [19] is a variant of the EO qubit, which uses si-
nusoidally oscillating control pulses to perform single-qubit operations [20]. These op-
erations are insensitive to low-frequency detuning noise (dc voltage noise on the gates
controlling detuning), and all high-frequency gates can be ac-coupled with a narrow-band
filter. Multi-qubit gates can also be easier to implement [21] than for EO qubits.
2.3 CLASSICAL SUPPORT ELECTRONICS
While control systems for semiconductor spin qubits and other flavours share or have
similar requirements, this section discusses the requirements of support electronics specif-
ically for ST qubits, and associated control and readout techniques. In the next chapter,
cryogenic electronics are used to demonstrate control of a double-dot, which can be used
to create a ST qubit.
2.3.1 Confinement Voltages
Semiconductor spin qubits require negative voltages to be applied to a large number
of metal gates above a 2DEG, as shown in Fig. 2.2. Shulman’s demonstration of two
entangled ST qubits used a total of 22 gates: 8 gates per qubit, and 3 to define each
of two extra dots for measurement [9]. Medford’s single RX qubit also uses 8 gates for
the qubit and 3 for an extra dot for measurement. Using the fence-gate design, as in
Fig. 2.2, to create a linear array of dots, there must be 2 + 2n gates for n dots. So
scaling ST double dots (RX triple dots) will require 4 (6) gates per qubit, with additional
gates used to define QPCs or extra dots for measurement. A 100-qubit device will require
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approximately 1000 gates with controllable dc voltages.
Voltage noise on any of the electrostatic gates is a source of decoherence in most
implementations, and it is desirable to keep the voltages as clean as possible. Filtering
high frequency noise is achievable with low-pass filter, but low frequency noise, for example
1/f noise is much harder to filter. Any voltage source used to control electrostatic gates
will have demanding noise performance requirements.
2.3.2 Qubit Operation Control Pulses
In addition to the dc voltages on all of the metal gates, a subset of the gates require high-
frequency control of their voltages to control the detuning and tunnel coupling between
dots, allowing single-qubit and two-qubit operations.
ST and EO qubits use rectangular pulses for all operations. Rise and fall times must
be on the order of 1 ns to ensure the qubit does not leak into unwanted states (such as
leaking into the T+ state in a ST qubit) [7]. The magnitude and duration of the pulses must
be controlled with high precision. Arbitrary waveform generators (AWGs) are generally
used to generate pulses as they are common instruments in laboratories. AWGs can also
pre-compensate for distortion (and dispersion) caused by imperfect transmission-lines (in
particular due to the reduced transmission coefficients at high frequencies), to ensure the
desired waveform appears correctly at the device. However, specialised pulse generators
with high-fidelity rising and falling edges, and higher time resolution, would allow high-
fidelity rectangular pulses to be generated with fast rising edges and high time resolution,
with significantly lower power consumption, at the expense of arbitrary wave generation.
Initialisation of qubits can be achieved by pulsing the detuning gates out of the oper-
ating region to deplete one of the dots, and load an electron with a known spin. Pulses
are also used to move the qubits to appropriate charge configuration for spin-to-charge
conversion and measurement (see section 2.3.3 for details). For EO and ST qubits, con-
trol of single-qubit operations is achieved by pulsing to detuning values corresponding to
appropriate exchange energies.
The RX qubit, in addition to the confinement voltages, and rectangular pulses for
detuning, requires oscillating rf control pulses with variable phase for single-qubit op-
erations [19, 20]. At the cost of additional control hardware, this reduces the qubits’
sensitivity to noise on the detuning gates.
2.3.3 Readout
Spin-to-charge conversion is a technique used to measure, or ‘read out’, the spin state of
a quantum dot system. To read out a single dot, the gate voltages can be tuned such
that it is energetically favourable for a spin-down (lower energy) electron to tunnel off
the dot, while a spin-up (higher energy) electron will remain on the dot [22]. In a double
dot, the same technique can be used to determine the spin-state in the (1,1) charge
configuration, by making it energetically favourable for the singlet state to return to the
(2,0) configuration, while the triplet state will be blocked by Pauli spin blockade.
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After spin-to-charge conversion, the charge state of a quantum dot can be determined
by measuring the conductance of a QPC. A QPC, shown in Fig. 2.3, is a narrow con-
striction in the 2DEG formed in the gap between two gates. The electric potential in the
region is sensitive to the charge occupancy of nearby quantum dots, and hence its con-
ductance will vary as the number of electrons on each dot varies. Unlike a bulk resistor, a
QPC has quantised conductance [23] as shown in Fig. 2.5(a): the conductance increases
in discrete steps as a function of the gate voltage, which defines its width. When operated
at one of the steps, it is extremely sensitive to the electric potential in the region, and
can be used to detect single-electron transitions in nearby dots.
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Figure 2.5: (a) Conductance of a quantum point contact (QPC). (b) LC
resonator circuit for QPC readout.
The high resistance of the QPC on the order of RQPC ∼ h/e2 ≈ 25, 812 Ω, with parallel
stray capacitance from wiring on the order of 1-10 nF, limits the readout bandwidth to
around 1/2piτ = 1/2piRC ≈ 1− 10 kHz. The short lifetime of the qubit requires a much
faster readout for quantum computation. By embedding the QPC in an LC-resonator
circuit as an impedance-matching network, high frequency (Z0 = 50 Ω) transmission lines
can be used to measure the conductance with a much higher bandwidth. Fig. 2.5(b)
shows the LC resonator circuit, formed with a discrete superconducting inductor, the
stray capacitance of the metallic gates on the device, and the resistance of the QPC.
An rf continuous wave (CW) is transmitted toward the device, and the reflected signal,
isolated using a coupler, is measured. A change in the conductance is inferred from a
change in the reflected amplitude of the signal. Close to the resonant frequency ω0, the
impedance of the RLC circuit is reduced towards 50 Ω, increasing the sensitivity of the
reflection coefficient Γ to the RQPC . This technique also filters noise outside the passband
of the resonator, limiting low-frequency noise from coupling into the quantum system.
Rf QPCs have been used to readout the charge-state of single quantum dots [24] and
double quantum dots [25]. The same detection technique can be used to measure the
charge state using one of the metal gates as a capacitive charge sensor [26]. In this case,
the capacitance of the gate to the 2DEG changes with charge occupancy of the dots, so
rather than measuring the resistance of a charge-sensitive resistor (QPC), one can measure
the charge-sensitive capacitance of the metal gate.
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The power reflected from the devices is of order −90 dBm. Low-noise-temperature
cryogenic amplifiers are used to pre-amplify the signal before it travels up lossy transmis-
sion lines to room-temperature for readout, where additional amplifiers can be used to
bring the signal to a power level compatible with laboratory instruments.
To determine the amplitude or phase change of the signal reflected, homodyne detec-
tion is used: the reflected signal is mixed with the original CW, producing two components
– a baseband signal and a frequency-doubled signal. By low-pass filtering, the baseband
signal can be measured using an oscilloscope or ADC. As an alternative to homodyne
detection, heterodyne detection mixes the reflected signal with a frequency-shifted CW
source, generating an intermediate frequency (IF) rather than a baseband signal. The
phase or amplitude of this IF must then be measured using digital-signal processing, or
by further mixing the IF down to baseband. Heterodyne detection can be used to detect
amplitude and phase from the IF, particularly for superconducting qubit experiments [6]
which operate at much higher frequencies than semiconductor qubits.
2.4 OTHER SOLID-STATE QUBITS
There are many avenues of research for suitable qubits to scale up to large quantum
systems, so it is worth covering some of the flavours which are proposed as alternative
qubits for universal quantum computation. Photonic qubits and trapped ions, have fun-
damental differences in operating requirements, and as such are outside the scope of this
thesis. However, other solid-state qubits, such as superconducting and Majorana qubits,
have many similarities to semiconductor spin qubits, including the requirement for deep
cryogenic operation, and they may be controlled using very similar control-system archi-
tectures.
2.4.1 Superconducting Qubits
Superconducting qubits are based on two components: a capacitor and a Josephson junc-
tion (JJ). A JJ is a device with a superconductor-insulator-superconductor structure; with
a very thin insulator, the supercurrent tunnels through it, maintaining superconductivity.
The JJ has a non-linear inductance so, in parallel a capacitor, it forms an anharmonic
oscillator: an oscillator whose levels are not equally spaced, so the excitation energy to
the first excited state has a different energy to those between other excited states. A
qubit can be formed since there are unique excitation energies between levels.
There are three basic types of superconducting qubit: charge, phase, and flux [27],
corresponding to how the data is encoded. In the charge qubit, the two-levels of the
quantum system are defined as the number of Cooper pairs (superconducting pairs of
electrons) occupying the island formed between the capacitor and JJ. The phase qubit
encodes data using two values of phase of the supercurrent across the JJ. The flux qubit
uses the number of flux quanta threading the persistent current of the superconducting
circuit. Replacing the JJ with a pairs of JJs, which form a SQUID, allows tuning of
the frequency. The SQUID’s inductance can be changed by varying the magnetic field,
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providing tuning capability during experiments.
Significant progress was made with the development of the ‘transmon’ qubit [28].
Increasing the capacitance dramatically reduced the devices sensitivity to charge fluctu-
ations. Variants of these transmons are used in most state-of-the-art experiments with
superconducting qubits.
Transmon qubits require biasing for frequency tuning using current rather than volt-
ages used for semiconductor spin qubits. Control and measurement is implemented using
sinusoidally oscillating rf voltages at frequencies on the order of 5-10 GHz. Supercon-
ducting qubits require an area of order 1 mm square [6], since each qubit is coupled to a
distributed transmission-line resonator. The frequencies are kept high to avoid increasing
the size of the resonators. In comparison, semiconductor spin-qubits operate at much
lower frequencies, generally below 1 GHz, which is determined by the requirements to
match the impedance of the QPCs to the 50-Ω transmission lines.
2.4.2 Hybrid Qubits
A recent modification to the superconducting transmon qubit incorporates a semiconduc-
tor material in place of the insulating material in the JJ [29, 30]. The semiconductor
becomes superconducting due to the proximity effect, but its carrier density can still be
modulated with electrical gating. This provides gate-controlled (electrostatic) tuning of
the qubit using a single JJ, rather than by a magnetic field and a SQUID containing two
JJs. Tuning using a static voltage rather than a current could simplify scaling to larger
numbers of qubits, and may relax constraints on the control system.
2.4.3 Majorana Qubits
An exciting qubit concept, which could be far less susceptible to errors, relies on an
exotic particle proposed by Ettore Majorana in 1937 [31]. The Majorana fermion is its
own antiparticle. In 2001, Alexei Kitaev showed that Majorana fermions could appear
as quasiparticles, known as Majorana bound states or Majorana zero modes (MZMs),
at the ends of superconducting wires [32]. More recent proposals have suggested other
materials where MZMs could appear, including the interface between a superconductor
and a topological insulator [33].
MZMs exist in 2D systems, and fall into the category of non-abelian anyons which
obey non-abelian statistics. When two such quasiparticles are fully rotated around one
another, the state of the system changes, despite the fundamental particles remaining
in the same configuration. The topological property of the number of rotations of the
quasiparticles around one another can be used as quantum states for a qubit. These
quantum states are well isolated from the environment, and proponents claim they will
make excellent qubits [34]. Better isolation from sources of dephasing and decoherence
reduces requirements for quantum error correction, which is discussed in section 2.5.
Over the past five years, experiments have show signatures of MZMs, and the evidence
has become successively stronger [35, 36, 37]. The next steps to realizing a Majorana qubit
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involve moving the MZMs around one another, to confirm the non-abelian statistics, and
various experiments are underway [38, 39].
Proposed Majorana experiments require electrical gates to modulate multiple sections
of proximitised semiconductor nanowires. As with semiconductor spin qubits, qubit oper-
ations could involve electrical pulsing of these gates to move the MZMs. However, another
technique, measurement-based topological quantum computing [40], only uses measure-
ments of qubits to implement algorithms, which could minimise the complexity and total
number of pulses required for control and readout.
2.5 SCALING TO LARGER SYSTEMS
Quantum information experiments are demonstrating control of ever-larger numbers of
qubits. However, the requirements for a useful quantum computer are still far beyond
present capabilities. This section looks at the current state of the art for spin qubits
and superconducting qubits, explores the number of qubits required for a useful fault-
tolerant quantum computer, and discusses some of the challenges involved in increasing
the number of qubits in experiments.
2.5.1 State of the Art
Single-axis control and full control of ST qubits were demonstrated in 2005 [7] and
2009 [41], respectively. While the LD qubit was proposed earliest in 1998, physical imple-
mentations with full-control were not implemented until 2006 [42, 43]. One of the most
advanced experiments using semiconductor spin qubits demonstrated entanglement be-
tween two ST qubits [9]. Recently demonstrated single RX qubits are yet to be entangled
in a multi-qubit system.
Superconducting qubits have demonstrated basic implementations of Shor’s algorithm [10],
and have sufficiently high fidelities to build quantum error-correcting codes [44]. Basic
error-correction has been demonstrated using three [45], four [46] and nine [11] entangled
transmon qubits.
The logical next step for the community in the development of a fault-tolerant quantum
computer is to demonstrate an error-corrected logical qubit with higher fidelity than the
physical qubits which are used to encode it.
2.5.2 Quantum Error Correction
Unlike classical bits in a classical computer, qubits are inherently analog in nature: the
qubit’s state can fall anywhere on the continuous surface of the Bloch Sphere. As such, any
noise added to the system can lead to rotations around the Bloch sphere, causing errors
in computation. However, unlike analog computers, the fact that upon measurement a
qubit will ‘collapse’, returning one of two distinct states, means that error correction is
possible. The state of a single ‘logical’ qubit can be encoded across multiple entangled
physical qubits, where errors can be both detected and corrected. Many schemes for
quantum error correction have been proposed [47, 48]. An example of a particularly
promising scheme is the surface code [49]. This code has moderate error thresholds for the
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physical qubits and requires only nearest-neighbour interaction. As such, this architecture
is well-suited to the 2D fabrication techniques currently available.
Basic error correction has been demonstrated with small arrays of superconducting
qubits [11, 45, 46], but full error-correction, accounting for phase and bit-flips, has not
been demonstrated. Error-correction along two qubit axes using the surface code will
require 17 qubits [50]. This will only encode one single logical qubit, but with a lower
error rate than the underlying physical qubits. For useful computation, very large numbers
of qubits will be required. On the order of 100 million physical qubits will be necessary
for useful RSA factorisation [51].
2.5.3 Classical Processing and Feedback
Quantum error correction requires regular measurement of qubit states, with feedback to
correct detected errors. Some errors can be tracked and accumulated with classical logic
in real-time, in particular after gates in the Clifford group, which map states lying on
axes of the Bloch Sphere back to the axes. However, a universal gate set must include
non-Clifford gates. A T -gate is a pi/8 rotation about the z-axis of the Bloch Sphere
which, combined with Clifford group gates, provides a universal gate set. A favoured
method to implement the T -gate is Magic-State Distillation, which was proposed and
refined by Bravyi [52, 53]. Such gates require quantum feedback control: measurement of
a set of qubits, followed by measurement-dependent control. Reducing the latency of this
feedback control will be important to improve the performance of quantum algorithms,
as an increased latency will lead to a lower rate of quantum operations.
Quantum feedback control has been demonstrated on superconducting qubits using
analog techniques [54], as well as with digital techniques to improve fidelity [55] and
implement measurement-based entanglement [56]. More recently the fidelity of a ST
qubit was increased from 66 ns to 2,840 ns using digital feedback control [57].
FPGAs are well suited to low-latency digital feedback control, since they can imple-
ment arbitrary digital logic in customised digital circuits, rather than through the use
of sequentially executed code. They also have large numbers of input and output pins
which can connect to high bandwidth data converters. Since FPGAs are well suited to
parallelisation of tasks, the latency need not increase when multiple data converters are
used. In the Campagne-Ibarcq implementation of feedback control, the readout time is
960 ns, with an additional 476 ns of latency until a control pulse is applied: 180 ns is due
to the latency of the data-converters, 176 ns is due to the processing and decision-making
in the FPGA, and 120 ns is due to the propagation delay of the readout signal up the
fridge, and the control signal down the fridge [55].
2.5.4 Near future
A universal quantum computer with useful factorisation is still a long way away. However,
in the shorter term, systems with a moderate number of qubits will assist research and
development. And a quantum computer could perform other useful quantum simulations,
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with far fewer qubits than are required for factorisation.
First, in the search for the ideal qubit and its subsequent optimisation, statistics on
attributes like coherence time and gate fidelity will need to be taken. That is, chips with
large arrays of qubits will need to be measured, even if they are not all coupled with
one another across the array. Such data will also be useful for optimising fabrication
techniques to minimise device-level variance.
In computational physics research, qubits could be used to simulate quantum systems
that are too complex to simulate on classical computers. Proposed simulations include
particle collisions in high energy physics and quantum field theories [58], and quantum
chemistry [59] in which as few as 30-100 logical qubits could outperform classical com-
puters [60].
Significant classical control hardware will be required to operate the physical, and logi-
cal, qubits of a universal quantum computer [51]. The required classical control electronics
are beyond present capabilities, and are currently developed to meet the requirements of
each successively larger experiment. For the small numbers of qubits currently used, off-
the-shelf laboratory equipment has been sufficient to run experiments. However, in larger
experiments it will be essential to design specific electronics for the quantum-classical
interface, to measure, make decisions, and control the quantum systems, with sufficiently
low latency, power consumption and size. The feasibility of building control systems suited
to specific qubit flavours may significantly influence the direction of research. The follow-
ing section looks at some of the challenges associated with controlling larger numbers of
solid-state qubits.
2.6 PROBLEMS ASSOCIATED WITH SCALING
As quantum information experiments scale up to systems with larger numbers of qubits,
many technical problems will be faced related to scaling all aspects of the control systems
for the quantum elements: the sheer number of wires required to control large quantum
systems, the heat load from this wiring and other electronics at cryogenic temperatures,
and the physical size of the quantum systems and control systems. These technical prob-
lems may be partially overcome by distributing the control system across various tem-
perature stages, which requires the development of cryogenic electronic systems. This
section describes the design of modern dilution refrigerators in which experiments take
place, details the problems of increased wiring density, heat load, and physical size of the
control system, and introduces potential methods to alleviate the problems, which the
remainder of this thesis deals with in detail.
2.6.1 Dilution Refrigerators
Dilution refrigerators are used to cool solid-state quantum devices to sub-kelvin tempera-
tures. Temperatures near or below 20 mK are reached. A cryogen-free dilution refrigerator
uses two cooling techniques: a helium pulse-tube cryocooler is used to cool a large ‘stage’
to a temperature around 4 kelvin, hence the stage is known as the 4-K stage; below 4 K,
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an endothermic process of pumping a helium-3 (3He) rich phase of liquid helium through
a helium-4 (4He) rich phase cools the helium mixing chamber to around 20 mK.
In addition to the 4-K stage and the millikelvin mixing-chamber stage, there are inter-
mediate temperature stages which are used to shield radiation from higher temperatures.
The entire system is evacuated to a high vacuum to avoid conduction or convection be-
tween stages. Physical structures and connections between stages are made with low
thermal conductivity materials, such as fibreglass, or low conductivity and small-cross-
section metals.
At the 4-K stage, the pulse-tube cooler provides approximately 1 W of cooling power
without a significant increase in temperature, while the dilution unit produces cooling
power of order 100 µW at 100 mK, depending on the refrigerator design. Additional and
more powerful pulse-tubes and dilution units, and increased operating temperatures, may
increase these two power limits somewhat. But limiting power dissipation at each heat
stage will be a high priority for any control system to scale successfully.
2.6.2 Wiring Density
Two general styles of wiring are used in dilution refrigerators: cryogenic loom-wire for
dc voltages, and coaxial cable (coax) for high-frequency signals. Loom-wire consists of
a number of thin (approximately 100 µm diameter) wires bundled in a fabric ribbon,
and often Constantan (a copper-nickel alloy) is used due to its low thermal conductivity;
however, this also corresponds to a lower electrical conductivity. The increasing number of
wires required for scaling quantum systems poses two problems: there is an increasingly
large heat conduction path from room temperature to the millikelvin stage, and the
connectors for the cables are increasing in size.
Cryogenic demultiplexers, or distributions systems, for both dc voltages and control-
pulses, at lower stages of the fridge, can reduce wiring density from room temperature
down to the demultiplexer. Generating the voltages at cryogenic temperatures could
further reduce the heat load, provided that the voltage generators dissipate less power
than is saved by reducing the wiring.
Chapter 3 demonstrates the demultiplexing of rf signals at millikelvin temperatures,
while chapter 5 proposes a technique for multiplexing dc voltages. The instrument pre-
sented in chapter 4 is an ideal platform to run voltage-generator subsystems, pulse-
generators.
2.6.3 Heat Load
The major contributions to heat load on any stage of a fridge are radiation from higher
temperature stages, conduction through materials connected to a higher temperature
stage, and any power dissipated by electrical components on the stage. Radiation can
be reduced using highly-reflective multi-layer insulation (MLI). Conduction through ca-
bles can be reduced by using low conductivity materials or smaller cross-sections, and
reducing the total number of cables. The heat flow per connection is calculated using the
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cross-sectional areas of coax [61] and loom [62], and the thermal conductivity integrals of
conductor and dielectric materials [63, 64, 65]. Table 2.1 shows the heat flow per connec-
tion for UT-085 coax and 100 µm diameter loom, with conductors made of stainless steel
(SS), beryllium copper (BeCu), Constantan and niobium titanium (NbTi). This data
shows power conducted from room temperature to the 4-K stage using a 1 metre wire
(300 K → 4 K), and from the 4-K stage to the millikelvin stage using a 0.5 metre wire
(4 K → 20 mK). Loom-wire fabric is not taken into account in the calculation.
Table 2.1: Heat flow in cryogenic wiring. BeCu/SS represents BeCu inner
conductor and SS outer conductor.
Material
Q˙
300 K → 4 K 4 K → 20 mK
Coax
BeCu/SS 11.6 mW 3.1 µW
SS/SS 5.5 mW 1.8 µW
NbTi/NbTi – 1.1 µW
Loom
BeCu 65 µW 59 nW
Constantan 47 µW 21 nW
NbTi – 4.2 nW
Even 1000 constantan loom-wires load the 4-K stage with an additional 47 mW of
heat. A single SS/SS coax line for each qubit, in an array of 100, would add a 550 mW
at the 4-K stage. Using NbTi connections from 4 K directly to millikelvin would result in
a 110 µW from coax and 4 µW from loom-wire, and the numbers would be significantly
better than this with the connections thermally anchored at intermediate temperature
stages.
2.6.4 Physical Size
The physical size of larger qubit flavours may hinder the realisation of a very large scale
quantum computer. Indeed, the small size of semiconductor quantum dots is an advantage
in terms of fabricating systems with thousands or millions of qubits. While spin qubits are
behind superconducting qubits in the race to build larger systems, the qubit devices are
less than 1 µm in size [18], whereas superconducting qubits which make use of meandering
coplanar waveguide resonators, are a few square millimeters. Significant changes will
be required for superconducting qubit circuit layouts to scale to thousands of qubits
without becoming physically too large, while semiconductor devices can scale well with
multiplexing techniques.
However, long before qubit sizes become a concern, control systems for quantum
experiments will need miniaturisation to avoid outgrowing available laboratory space.
General-purpose instruments, such as oscilloscopes, voltage generators, AWGs, and mi-
crowave sources, can take up an entire 19” rack to control a single qubit experiment.
Many research groups are developing dedicated room-temperature equipment to provide
more channels in a single instrument, but this approach is not scalable. Again, introduc-
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ing various multiplexing techniques to control systems can help alleviate the problem, but
beyond new instruments, development of application-specific integrated circuits (ASICs)
will be necessary to miniaturise the equipment.
2.6.5 Latency
As discussed in section 2.5.3, quantum feedback control is an essential operation for a fault-
tolerant quantum computer. Quantum algorithms will require multiple quantum gate
operations, after which a set of readout operations will determine what error-correction
is required; corrections will be applied, and the algorithm will continue. The rate at
which this can occur depends on: the average time of a quantum gate operation, and the
number of gates applied before measurement is required; measurement time; electrical
and processing latency in the control system; and propagation delay in the control and
readout lines.
The time for quantum gate operations will depend on the qubit flavour in the quantum
computer. In spin-qubit architectures these are on the order of nanoseconds [18]. The
number of gate operations depends on the fidelity of the qubits and the error-correcting
scheme implementation. The measurement time depends upon the coupling strength, the
signal-to-noise ratio of the readout electronics, and the desired measurement fidelity.
Propagation delay is simply the time taken for an electrical pulse to travel double the
length of the wiring. The velocity factor in 50 Ω coaxial cable is generally around V F =
0.6, so the propagation delay with a length L = 1 m of wiring is Tdelay = 2
L
V F ·c ≈ 11 ns.
This is around the minimum which could be expected in a dilution refrigerator, if feedback
electronics were located as close as possible at room-temperature. Current experiments
have significanly higher propagation delay due to the additional length of wiring from the
refrigerator to the rack-mounted electronics. Compagne reported a propagation delay of
120 ns [55].
2.7 CRYOGENIC CLASSICAL HARDWARE
Many of the challenges associated with creating larger quantum systems may be alleviated
by making use of cryogenic electronics, both digital and analog, in the quantum control
system. This section looks at devices which can operate in a cryogenic environment, the
advantages they provide, and how existing technology can be used to accelerate prototype
development.
2.7.1 Candidates
Various electronics technologies have been demonstrated to operate at cryogenic temper-
atures. Silicon Bipolar Junction Transistors (BJTs) do not operate below about 100 K,
due to decreased emitter injection efficiency. Metal-Oxide-Semiconductor Field-Effect
Transistors (MOSFETs) work at deep cryogenic temperatures with reduced channel resis-
tance and higher transconductance [66, 67, 68]. Digital electronics use almost exclusively
MOSFETs in Complementary Metal-Oxide-Semiconductor (CMOS) configuration, and
many analog devices can be built using CMOS processes. Many CMOS devices have been
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shown to operate at cryogenic temperatures with improved performance [66, 67, 68, 69, 70].
Widely accessible CMOS fabrication facilities produce integrated circuits (ICs) with many
millions, up to billions, of transistors.
More exotic options could potentially provide higher performance, but manufacturing
processes are not as common, nor as advanced, as CMOS manufacturing processes. Sili-
con Germanium (SiGe) Heterojunction Bipolar Transistors (HBTs) can operate at deep
cryogenic temperatures [71], with improved performance in almost every measure [72],
but have significant power dissipation. SiGe technology can be integrated with CMOS
manufacturing processes which keeps its cost low compared to alternative semiconductor
materials.
More exotic III-V semiconductors (compounds from elements in columns III and V
in the periodic table) can have very high performance, particularly at cryogenic tem-
peratures. Gallium-arsenide (GaAs) can be used to manufacture High-Electron-Mobility
Transistors (HEMTs) [73] and Heterojunction Bipolar Transistors (HBTs) [74], and have
higher electron mobility than silicon, so they can operate with extremely high switch-
ing speeds. GaAs transistors can also have very low noise, which reduces even further
with cooling [73]. Cryogenic pulse-steering GaAs HEMT switches are used in the control-
architecture demonstration in chapter 3.
Superconducting digital circuits operate only at cryogenic temperatures. Rapid Single
Flux Quantum (RSFQ) [75] technology operates extremely fast, but requires resistors for
current biasing, which dissipate significant power. More recently, Energy-Efficient Single
Flux Quantum (ERSFQ) [76] technology and Reciprocal Quantum Logic (RQL) [77] have
been proposed as successors to RSFQ with dramatic power savings. ERSFQ uses JJs to
provide current biasing without resistors, and RQL uses AC biasing of the superconducting
junctions as a lossless biasing mechanism.
2.7.2 Advantages
Lower-noise analog front-ends and rear-ends are possible with cryogenic cooling. Noise in
readout is limited by the first-stage amplifier, and superconducting quantum-limited cryo-
genic narrow- and wide-band amplifiers are already used to read out quantum systems.
Narrow-band Josephson parametric amplifiers (JPAs) [78], and more recently wide-band
traveling-wave parametric amplifiers (TWPAs) [79, 80], achieve near–quantum-limited
noise, but their output power is limited to only around -90 dBm. Wide-band [81, 82]
semiconductor amplifiers are used at 4 K to boost the signal level by approximately an
additional 20 dB. Thermal noise decreases to about 1% of its room temperature value at
4 K, and noise performance of transistors also improves at low temperatures [68, 72] which
could allow for lower noise voltage generation. Cryogenic semiconductors can also operate
at higher speeds than at room-temperature [67, 71, 83], which is due to increased carrier
mobility and reduced channel resistance [68] in FETs and HEMTs, and due to reduced
base transit time, reduced emitter transit time, and increased gain in HBTs [72]. Super-
conducting electronics can operate at very high speeds with low power consumption [75].
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Faster electronics allows lower latency from digital or analog feedback. Additionally, the
physical proximity to the experiment reduces feedback latency, and reduces dispersion and
distortion from frequency-dependent loss in high-bandwidth signals transmitted through
transmission lines.
By keeping all connectors below approximately 9 K, the critical temperature of nio-
bium, all connections from the control and readout electronics to the experiment can be su-
perconducting. High-temperature superconductors would only suitable for low-frequency
signals, as their high-frequency performance is poor; they are also expensive and their
brittleness would lead to very poor reliability. Low thermal conductivity connections
are essential for scaling, and superconductors allow a low thermal conductivity without
sacrificing electrical conductivity, which preserves signal integrity.
Furthermore, ultra-low-power cryogenic electronics (RSFQ, RQL, or optimized cryo-
genic CMOS) will allow control of a very large number of voltages or currents with a power
consumption lower than the power dissipated by individual wires from control systems
at room temperature. Generating or multiplexing dc voltages at 4 K, with microwatt or
lower power consumption per channel, will reduce the heat flow from room temperature
to 4 K, by eliminating the need for a loom-wire per channel. Further multiplexing at
millikelvin temperatures would reduce the load near the quantum device and allow signif-
icant scaling with the same cooling power. Generating high frequency voltage pulses with
very low power consumption is more challenging. Creative use of semiconductor compo-
nents could create ultra-low-power pulse synthesizers, which dissipate only milliwatts, less
power than connecting high bandwidth coax to room temperature, for specific types of
pulses such as square waves or gaussians. AWGs manufactured using RSFQ or RQL su-
perconducting electronics could have low enough power consumption to be included in the
control system. Even with room-temperature electronics to generate rf pulses, the heat
load can be reduced by multiplexing the pulses using wide-bandwidth cryogenic switches,
and this is demonstrated in chapter 3.
2.7.3 Commercial Off-The-Shelf Electronics
Application specific integrated circuits (ASICs) can be customised to take advantage of
the low-temperature environment and can designed to meet specific requirements such as
low power consumption. But their development time is very long, particularly for highly
integrated circuits. To rapidly develop useful cryogenic instruments, commercial-off-the-
shelf (COTS) components can be used for many of the active elements. Using COTS
components which have been shown to operate at cryogenic temperatures allows rapid
prototyping: only the PCB design and mechanical design is necessary, and devices can be
purchased in standardised packaging.
Digital CMOS logic is available in highly integrated integrated circuits (ICs), con-
sisting sometimes of billions of transistors in a single IC. Reconfigurable digital logic is
extremely useful in instrument design, and has similar advantages to processors in that
it can be programmed to perform different tasks. Modern FPGAs have highly optimised
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general-purpose reprogrammable logic, and a large number of input/output (IO) pins for
connecting to peripherals. FPGAs can perform highly parallel operations making them
suitable to low latency processing. Since FPGAs are widely used in telecommunications
and networking, there are sophisticated design tools already available, which enable rapid
development of digital hardware designs.
Analog and digital devices fabricated entirely on CMOS processes are also widely
available. Digital-to-analog converters with almost exclusively digital components are
reliable candidates for cryogenic analog signal generation, since they have few analog
elements which can drift with temperature.
In chapter 3, custom-fabricated cryogenic GaAs switches are used to direct high-
bandwidth voltage pulses to different gates of a quantum double-dot. Control of the
switches is achieved using a COTS FPGA. A modular FPGA-based instrumentation
platform is presented in chapter 4 which has been developed to operate at 4 K, using
exclusively COTS components, and support a wide range of expansion boards.
CHAPTER 3: SCALABLE CONTROL ARCHITECTURE
3.1 ABSTRACT
Solid-state qubits have recently advanced to the level that enables them, in principle,
to be scaled-up into fault-tolerant quantum computers. As these physical qubits con-
tinue to advance, meeting the challenge of realising a quantum machine will also require
the development of new supporting devices and control architectures with complexity far
beyond the systems used in today’s few-qubit experiments. Here, we report a micro-
architecture for controlling and reading out qubits during the execution of a quantum
algorithm such as an error correcting code. We demonstrate the basic principles of this
architecture using a cryogenic switch matrix, implemented via high electron mobility
transistors (HEMTs) and a new kind of semiconductor device based on gate-switchable
capacitance. The switch matrix is used to route microwave waveforms to qubits under the
control of a field-programmable gate array (FPGA), also operating at cryogenic temper-
atures. Taken together, these results suggest a viable approach for controlling large-scale
quantum systems using semiconductor technology.
3.2 INTRODUCTION
Realising the classical control and readout system of a quantum computer is a formidable
scientific and engineering challenge in its own right, likely requiring the invention of a suite
of new devices with tailored physical properties. Already underway for this purpose is the
development of near quantum-limited amplifiers [84, 85, 86, 87], small footprint circulators
[88], ultra-low loss resonators [89, 90], cryogenic filters [91], and interconnect solutions
[92, 93, 94]. The hardware for classical data conversion and processing however, has yet to
be tightly integrated with the quantum technology. Such a classical control interface must
be fast, relative to the timescales of qubit decoherence, low noise, so not to disturb the
fragile operation of qubits, and scalable with respect to physical resources[95, 96, 97]. A
particular challenge is ensuring that the footprint for routing signal lines or the operating
power does not grow rapidly as the number of qubits increases[98, 99]. As solid-state
quantum processors will likely operate below 1 kelvin[12, 27, 45, 100, 101], there are
advantages to also locating components of the control system in a cryogenic environment,
adding further constraints.
Similar challenges have long been addressed in the satellite and space exploration
community[102], where the need for high-frequency electronic systems operating reliably
in extreme environments has driven the development of new circuits and devices [83].
Quantum computing systems, on the other hand, have to date largely relied on brute-
force approaches, controlling a few qubits directly via room temperature electronics that
is hardwired to the quantum device at cryogenic temperatures.
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Figure 3.1: ‘Prime-line / Address-line’ (PL/AL) architecture that
separates prime analog waveforms, used to manipulate qubits,
from the addressing data used to select qubits. (a) An example sub-
section of a quantum algorithm shown using quantum circuit notation. The
highlighted clock cycles include single-qubit rotations (yellow), a two-qubit
gate (green) and readout operation (red). Note that multiple operations are
intended in a given clock cycle such that the required analog waveform for
control or readout can be connected in parallel to any qubit. (b) Prime-
lines corresponding to a universal gate set are routed to qubits via a switch
matrix controlled by the address-lines. Coloured paths correspond to the
highlighted clock cycles in (a). Vertical dashed lines indicate the clocking
of the analog prime-waveforms which occurs at a rate that is 10-100 times
slower than the clocking of the address bus. The clock rate of the address
bus will depend on its width and qubit coherence times.
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Here we present a control architecture for operating a cryogenic quantum processor
autonomously and demonstrate its basic building blocks using a semiconductor qubit.
This architecture addresses many aspects related to scalability of the control interface
by embedding multiplexing sub-systems at cryogenic temperatures and separating the
high-bandwidth analog control waveforms from the digital addressing needed to select
qubits for manipulation. Our demonstration makes use of a semiconductor switch matrix
constructed using high electron mobility transistors and a new type of microwave switch
element based on the gate-tuneable capacitive response of a heterostructure device. Under
the control of a commercial, field-programmable gate array (FPGA) made to operate at 4
kelvin, the switch matrix is used to route microwave signals to selected quantum dot qubits
at 20 mK. Bringing these sub-systems together in the context of our control architecture
suggests a path for scale-up of control hardware needed to manipulate the large numbers
of qubits in a useful quantum machine.
3.3 CONTROL MICRO-ARCHITECTURE
Our control micro-architecture executes a quantum algorithm by decomposing it into a
sequence of universal quantum gates, allowing for arbitrary logic operations to be realized
using a small set of repeated single- and two-qubit unitaries applied in sequence. At the
level of physical qubits in the solid-state, whether they are spins [9], transmons [27, 100],
or quasi-particles [35], these elemental gate operations amount to applying calibrated
electrical waveforms to a particular set of qubits or pairs of qubits each clock cycle as
determined by a quantum algorithm.
A key aspect of our control architecture is the separation of these analog ‘prime wave-
forms’, which are typically pulses at microwave frequencies, from the digital qubit ad-
dressing information that determines which waveform is directed to which qubit, at a
particular point in the code. In comparison to brute-force approaches, this scheme lifts
the need of having a separate waveform generator and transmission line for each qubit,
taking advantage of a small universal gate set that uses the same analog waveforms over-
and-over throughout the algorithm. As realistic qubits will inevitably include variations
in their physical parameters, the control architecture must also incorporate means of cal-
ibrating and adjusting the response of the qubit to the control waveforms, as described
below.
Our ‘prime-line / address-line’ (PL/AL) architecture is shown schematically in Fig. 3.1,
where we have drawn part of a circuit for implementing a quantum error correcting surface
code [49, 103]. Precisely timed analog prime waveforms, generated at cryogenic or room
temperature, propagate cyclicly on a high-bandwidth prime-line bus that is terminated
with a matched impedance at a location in the system where heat can be dissipated. The
quantum algorithm is then executed exclusively via the digital address-line bus, selecting
qubits and qubit pairs to receive the appropriate prime waveform at the correct clock cycle
in the circuit. Readout proceeds in a similar way, with the digital address bus selecting
a particular qubit (or readout device) for interfacing with multiplexing devices [104, 105]
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and analog readout circuitry such as a chain of amplifiers and data converters.
3.4 IMPLEMENTATION OF THE CONTROL ARCHITECTURE
Realising our PL/AL architecture requires integrating multi-component control and read-
out hardware with the quantum system of qubits fabricated on a chip. Owing to the
large number of qubits that are likely to be needed for quantum computation and the
timescales involved in their control, there are advantages to locating sub-systems of the
control architecture at cryogenic temperatures, either on-chip with the physical qubits,
or in close proximity and connected via integrated multi-chip modules [106] and compact
transmission lines. Aspects of the control system will however, generate significant heat or
fail to function at the millikelvin temperatures needed for qubit operation. The competing
constraints of interconnect density, heat generation, signal latency, footprint, and noise
performance suggest a control architecture that is distributed across a cryostat, taking ad-
vantage of the significantly different thermal budgets available at each temperature stage.
This distributed architecture is illustrated in Fig. 3.2, where control sub-systems are po-
sitioned at different temperature stages of a cryogen-free dilution refrigerator. Below we
describe and provide a basic demonstration of these sub-systems.
3.5 SWITCHING MATRIX
The key sub-system underpinning the control micro-architecture is a switch matrix, or
routing technology that steers the prime waveforms to particular qubits based on a digital
address. This technology is ideally located in close proximity to the qubits to avoid
latency and synchronization challenges that arise when signals propagate over length-
scales comparable to the electromagnetic wavelength (typically centimetres for quantum
control waveforms). Physically integrating the switch matrix and qubit system has the
further advantage of significantly reducing the wiring and interconnect density by making
use of lithography (or multi-chip module packaging) to provide connection fan-out. In
this way we envisage a switch matrix that receives multiplexed data on a small number
of transmission lines and decodes this address data to operate large numbers of parallel
switches (see Fig. 2). Multiplexing of this kind will likely be essential for operation in
cryogenic environments where large numbers of parallel transmission lines add a sizeable
heat load when carrying signals between stages that are at different temperatures. The
use of superconducting materials is key as these can dramatically reduce the cross-section
and thereby thermal load of transmission lines without degrading electrical performance
[106].
A switch matrix with elements that act as variable impedances can also be configured
to enable the amplitude and phase of the prime waveforms to be individually adjusted
before arriving at each qubit. By incorporating a calibration routine or feedback scheme,
this approach can be used to account for the variation in physical parameters that will
inevitably occur with systems comprising large numbers of qubits.
Various technologies appear suitable for constructing such a switch matrix, including
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Figure 3.2: Schematic of a control micro-architecture that dis-
tributes sub-systems across the various temperature stages of a
dilution refrigerator, depending on the available cooling power (im-
age is of a Leiden Cryogenics CF450). A millikelvin switch matrix, on the
same chip as the qubit device or close to it, steers a small number of control
pulses to qubits using addressing information from cryogenic logic at 4 K.
The matrix will incorporate a level of digital decoding to enable switch ad-
dresses to be transmitted on a relatively small number of serial lines. The
cryogenic logic also interfaces with multiplexed readout and digital-to-analog
converters. The 4 K stage typically has a cooling power ∼ 1 W, with the
20 mK stage having less than 10 µW.
28 CHAPTER 3. SCALABLE CONTROL ARCHITECTURE
semiconducting devices [107, 108, 109], mechanical systems [110, 111], and superconduct-
ing logic [77, 112]. For qubit technologies built from semiconductors [26, 101], field-effect
based devices are ideally suited owing to their sub-nanosecond switching-speed, gigahertz
transmission bandwidth, low dissipation, small footprint, cryogenic compatibility, and
opportunity for integration with qubits. Below we demonstrate the operation of such
devices using GaAs high electron mobility transistor (HEMT) circuits, configured as a
switch matrix with variable amplitude and phase response. We note that complex cir-
cuits constructed from HEMTs demonstrate that these devices are well suited to extensive
fan-out [113].
3.5.1 HEMT Switching Elements
A prototype HEMT-style microwave switch based on a GaAs/AlGaAs heterostructure is
shown in Fig. 3.3(a,b). Fabrication of these switching elements follows a similar procedure
to quantum dot qubit devices (allowing easy integration). The mesa is wet etched using
sulphuric acid, before Au/Ge/Ni ohmic contacts are thermally evaporated and annealed at
470 degrees for 100 seconds. The final metal layer is thermally evaporated TiAu (10 nm /
100 nm). In the on-state, the switch is configured to have a characteristic impedance of ∼
50 Ω, owing to its coplanar waveguide (CPW) geometry. Prime waveforms are fed to and
from the HEMT two-dimensional electron gas (2DEG) via eutectic ohmic contacts and
TiAu planar transmission lines. In the off-state a negative voltage applied to the TiAu
top gate pinches-off the electron gas channel, reflecting the prime waveform signal due to
the large impedance of the HEMT relative to the characteristic impedance of the ∼ 50 Ω
feedline. The transmission response of the switch is shown in Fig. 3.3(c), with an on/off
ratio (OOR) above 40 dB in the frequency range 0 - 2.5 GHz, suitable for control of spin
qubits [114]. For these prototype devices a large insertion loss of 10-20 dB is observed,
owing mostly to the resistance of the ohmic contacts, which is currently a few hundred
ohms in our process. Precise control of the contact resistance and capacitance using ion-
implantation can overcome this limitation and also dramatically shrink the footprint of
these devices [115, 116].
The time-domain response of the switch is demonstrated by amplitude modulating an
applied 120 MHz constant wave tone, as shown in Fig. 3.3(d). To determine the maximum
switching time of the HEMT we modulate a 5 GHz carrier tone with a sinusoidal waveform
applied to the gate and measure the depth of modulation as a function of gate frequency,
as indicated in Fig. 3.3(e). For these prototype devices the switching time is of order 1
ns.
3.5.2 Capacitive Switching Elements
Microwave switching devices based on the depletion of an electron gas also enable a new
capacitive mode of operation. In this configuration the CPW feedline transitions to a
microstrip geometry by contacting the electron gas to the planar ground planes using
ohmic contacts, as illustrated in Fig. 3.4(a,b). The two conductors in the microstrip
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Figure 3.3: Characterisation of a HEMT switch as a building block
for the PL/AL architecture. (a) Microscope photograph of the de-
vice fabricated on GaAs/Al0.3Ga0.7As heterostructure. (b) Schematic cross-
section showing the coplanar line diverted through the 2DEG. A negative
voltage (-300 mV) on the top gate increases the impedance of the switch,
reflecting the input signal. (c) Transmission as a function of frequency for
the on (blue) and off (red) state. (d) Example of time-domain response.
When the gate voltage (green) is zero, the 120 MHz sine wave provided
at the switch input is propagated to the output (blue), and not otherwise.
(e) Modulating a carrier signal through the 2DEG with a sinusoidal gate
voltage creates sidebands. The amplitude of the sidebands as a function of
frequency indicates a 1 - 2 ns switching time.
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Figure 3.4: A switch design that produces an impedance mismatch
by depleting the transmission line ground plane. Shown is an image
(a) and cross-sections (b) of the device. The input is a coplanar line (i)
which transitions to a microstrip using the 2DEG as the ground plane (ii,iii).
The ground plane is tapered so that it lies beneath the signal track (iv,v).
When a negative voltage is applied to the signal track, the ground plane
is depleted (v) and the impedance mismatch reflects the input signal. (c)
Transmission through the switch in the on (blue) and off (red) states. (d)
Frequency response of capacitors formed using surface gates and 2DEG as
a parallel plate (inset).
transmission line are thus constructed using the top gate and electron gas as ground.
This device can act as a reflective switch by depleting the effective ground plane using a
negative bias on the gate. Depletion reduces the capacitance between the conductors of
the microstrip and modulates the device impedance. Transmission through the switch is
shown in Fig. 3.4(c) in the on (blue) and off (red) state, with an OOR greater than 25
dB for 0 - 8 GHz. To the best of our knowledge, a switching device based on a depleted
ground plane has not been reported previously.
The switch is capacitively coupled to the input and output ports, with a planar spiral
inductor at one port forming a bias tee to provide the dc gate voltage needed to deplete
the electron gas. In place of a planar interdigitated capacitor, we make use of the GaAs
heterostructure to provide a low footprint parallel plate capacitor, formed between the
CPW central track and the electron gas, as shown in the inset to Fig. 3.4(d). The
frequency response of this capacitor is shown in Fig. 3.4(d).
The capacitance-based switch has improved performance at higher frequency than
the HEMT-based switch, although it has a larger footprint due to both the length of
line needed for adiabatic tapering from 50 to 200 Ω and for the coplanar-to-microstrip
transition. Working with a characteristic impedance of ∼ 200 Ω minimises the area of
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electron gas and reduces ohmic loss. The improved frequency performance stems from the
absence of a gate structure, which in the HEMT switch capacitively couples the source
and drain contacts, even in the off state. The required footprint is reduced significantly
in an all-microstrip circuit that is designed to operate at a characteristic impedance close
to 200 Ω. In their current form the performance of both kinds of switches is better
suited to controlling spin qubits, where the frequency of signals are of order 1 GHz.
For superconducting qubits, we envisage extending the operation of these switches to
frequencies in the 4 - 12 GHz range by shrinking their footprint to suppress parasitic
capacitances and inductances that lead to resonances in the present design.
3.5.3 2:2 Switch Matrix
We demonstrate cryogenic operation of a prototype routing matrix based on HEMT
switches with two input and two output ports. A magnified image of the device is shown
in Fig. 3.5(a) with associated schematic in (b). Each input port is split and connected
to each output port via a switch so that the transmission parameters Sij of the device
are controlled by the respective gate voltages Vi,j. The output ports include bias tees,
which are needed for use with qubits based on semiconductor quantum dots. Bias tees
are constructed using planar spiral inductors and 2DEG-based capacitors as illustrated
in the inset of Fig. 3.4(d).
Operation of this switch matrix is demonstrated by comparing the transmission of
signals as a function of frequency for path A (blue) and path B (red), as indicated in
Fig. 3.5(b). The response through both paths when path A is on (V3,1=0) and path B
is off (V4,1 = -500 mV) is shown in Fig. 3.5(c). The corresponding time-domain response
for a 1 GHz tone is shown in Fig. 3.5(d)(i). We observe a negligible (< 0.05 dB) change
in the response of one path when the other is path is switched from the on state to the
off state. An advantage of semiconductor-based switching elements is their ability to be
configured as variable impedances, producing arbitrary amplitude output, as shown in
Fig. 3.5(d)(ii).
We also demonstrate basic IQ modulation using our switch matrix by applying rf
tones at both inputs with a 90◦ phase offset between them. The 90◦ shift can be
produced by a length of transmission line (with narrowband response) or as a sep-
arate quadrature prime waveform. The output waveform at angular frequency ω is
A sinωt+ B cosωt = R sin(ωt+ φ), where the magnitude R and phase φ are determined
by the amplitudes A and B, controlled by the gate voltages Vi,j. After the calibration
function R, φ = F(Vi,j) is generated once, we can select the appropriate Vi,j to produce
a tone with arbitrary phase and amplitude in the first quadrant of the complex plane, as
shown in Fig. 3.5(e). The corresponding voltage output along a quarter circle of constant
amplitude is shown in Fig. 3.5(f). By controlling the amplitude and phase shift using the
integrated switch matrix, the connection between each qubit and the prime line bus can
be specifically adjusted to compensate for the inevitable variation in parameters between
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Figure 3.5: Small scale 2-input, 2-output switch matrix based on
HEMT switches, with on-chip bias tees for quantum dot operation.
Device image is shown in (a) with associated circuit diagram in (b). (c)
Transmission measurement with path A (blue) in the on-state and path B
(red) in the off-state. (d) Voltage output with a 1 GHz input tone where
path A is in the on-state and path B is (i) off, and (ii) half-on. (e) An
example of IQ modulation, implemented by feeding the input ports of the
2:2 matrix with signals that have a 90◦ phase offset. Arbitrary amplitude
and phase is produced at the output (data shown in figure) by selecting the
appropriate Vi,j (see main text). (f) Example voltage output for one of the
constant amplitude quarter circles in (e).
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physical qubits1.
3.6 CRYOGENIC LOGIC
For controlling and programming the switch matrix via the address bus, we envisage a
layer of fast, classical logic that serves as an interface between the physical qubits and
the compiled quantum algorithm (which will likely comprise mostly an error correcting
code). This layer of classical logic is also needed for executing various automatic sequences
associated with fast feedback for qubit stabilisation, readout signal conditioning, or open-
loop error suppression[57, 117]. For controlling a large-scale quantum computer there are
many advantages to locating this classical logic and associated data converters close to the
qubits, inside a dilution refrigerator. In comparison to room temperature based control
systems, cryogenic operation results in an enhanced clock speed, improved noise perfor-
mance, reduced signal latency and timing errors, and larger bandwidth. Some of these
aspects stem from the ability to make use of compact superconducting transmission lines
and interconnects at cryogenic temperatures. We note that locating control electronics
inside the vacuum space of the refrigerator allows it to be positioned physically close to
qubit device, even if qubits and control systems are at moderately different temperatures.
The choice of technology for constructing this layer of classical control is largely dic-
tated by the qubit coherence times, control signal bandwidth, and the number of simulta-
neous qubits under control. With a convergence of solid-state qubit coherence times now
approaching 1 millisecond [118, 119, 120], present day CMOS-based FPGAs or application
specific integrated circuits (ASICs) operating at 4 kelvin are a viable control platform.
Higher performance control systems that are likely to be realized in the longer term include
technologies based on InP devices [121], SiGe BiCMOS [122, 123], and superconducting
flux logic [77, 112].
For the basic demonstration of the PL/AL scheme considered here the classical logic
is implemented using a commercial FPGA (Xilinx Spartan-3A) that we have made opera-
tional at the 4 K stage of a dilution refrigerator. To achieve cryogenic operation the FPGA
chip was mounted on a custom, cryogenic printed circuit board that includes components
which vary little in their parameters at cryogenic temperatures [93, 94]. Power and clock
signals to the FPGA are adjusted for cryogenic operation using room temperature sources
and a semi-rigid coax line is configured for sending serial commands, with reprogramming
of the low temperature array occurring via a dedicated ribbon cable. With the FPGA
mounted at the 4 K stage we measure an idle power dissipation of ∼ 30 mW, with neg-
ligible increase during dynamic logic operations for the simple code executed here. We
estimate a dynamic power dissipation of ∼ 100 mW for computational operations that use
most of the gates in the Spartan-3 array (further details of cryogenic operation of FPGAs
are given elsewhere [124]). The FPGA is programmed to interpret serial communication
and output a 3.3 V signal on selected pins to activate prime waveform routing in the
1Calibration of the switch response and qubit can be performed at the same time, measuring the qubit
evolution as a function of switch gate voltage
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switch matrix. These outputs are combined with a negative voltage provided from room
temperature via a cold resistive adder so that the switch matrix gates receive -50 mV for
the on-state and -380 mV for the off-state voltage.
3.7 SEMICONDUCTOR QUBIT CONTROL
We combine the building-blocks of our micro-architecture described above, to demonstrate
that a semiconductor qubit can feasibly be controlled autonomously without introducing
additional noise or heating to the quantum system. The qubit is a GaAs double quantum
dot configured as a charge or spin qubit in the few-electron regime (the heterostructure
has a carrier density 2.4 × 10−15 m−2 and mobility 44 m2 / Vs at 20 K). These qubits
are commonly controlled using dc-pulse waveforms on the gates to rapidly manipulate the
energy levels of the quantum dots [7]. A typical setup connects a waveform generator to
each gate using a separate high bandwidth coaxial cable and bias tee.
For this demonstration we connect a single coaxial cable from a waveform generator at
room temperature to the input of the 2:2 switch matrix, with the two matrix output ports
connected to the two plunger gates LP and RP of the double dot, as shown schematically
in Fig. 3.6(a). The waveform generator produces a prime waveform consisting of a 100
kHz square wave (shown in Fig. 3.6(b)) which is then steered by the 4 kelvin FPGA
by opening and closing switches in the matrix depending on commands sent from room
temperature.
The charge state of the double dot is sensed using an rf quantum point contact [105,
125], which provides a readout signal Vrf as a function of the gate voltages VL and VR
indicated in (c). With both switches of the matrix set to the off state, a standard charge
stability diagram is detected indicating that the off state provides sufficiently high isolation
between input and output ports, as shown in Fig. 3.6(d)2. In contrast to using the qubit
decoherence time to detect additional noise sources from the control circuits, we note
that the width and jitter of a quantum dot charge transition provides a broadband probe
of electrical noise, including fluctuations that occur on timescales much longer than the
qubit coherence.
Sending a command to the cold FPGA allows the prime waveform to be directed to
the left, right, or both plunger gates, producing two copies of the charge stability diagram.
These copies appear because, on the timescale of the readout, a square wave with 50%
duty-cycle configures the double dot in two distinct charge states that are offset from one
another by the voltage ∆VR or ∆VL, as shown in Fig. 3.6(e-g). We note that the shift
measured in Fig. 3.6(g) is the vector sum of the shifts in (e) and (f), account for the
cross capacitance between each gate and each dot [126]. In comparison to data taken on
the bare quantum dot, we are unable to detect any additional noise or an increase in the
electron temperature (which is of order 100 mK) when configuring the charge-state using
the cryogenic FPGA and switch matrix.
2A very small amount of jitter in the charge transitions can be seen due to coupling of the rf-QPC
carrier to the gates
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Figure 3.6: Simple implementation of the micro-architecture intro-
duced in Fig. 3.2. (a) Experimental setup for measuring a double quan-
tum dot, using a cryogenic FPGA to steer pulses via a millikelvin switch
matrix. Charge-state readout is performed using an rf-QPC. (b) Switch
matrix output showing a 100 kHz square wave directed to plunger gates of
the quantum dot. (c) Micrograph of the quantum dot device. The shaded
gates, labelled LP and RP, are connected to the switch matrix output. (d-
g) Charge sensing of the double quantum dot in the few-electron regime,
with electron occupancy indicated by the labels (m, n). The colour axis
is the derivative of the sensing signal Vrf with respect to VR. When the
FPGA-controlled switch matrix blocks waveforms (d), a standard double
dot stability diagram is detected. When the square wave is directed to ei-
ther LP (e), RP (f) or both (g), copies of the stability diagram appear (see
text). These measurements demonstrate that the double dot potential can
be controlled autonomously by the switch matrix and cold FPGA.
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3.8 DISCUSSION
Our simple demonstration of a multi-component control architecture provides a path
for scaling up the classical support system needed for operating a large-scale quantum
computer. Aspects of this demonstration will also likely find immediate use in improving
the performance of few-qubit experiments using electron spins in quantum dots. For
example, in using the switch matrix to produce multiple out-of-phase copies of control
waveforms, crosstalk can be suppressed by cancelling the voltage that is capacitively
coupled to neighbouring surface gates [127]. Using the switch matrix as a high frequency
cryogenic multiplexer will also enable the automated testing and characterisation of many
devices in a given cool-down experiment. In the longer term, our micro-architecture can
be extended to allow additional functionality of the switch matrix, providing qubit control
frequency correction by using the HEMTs as mixers, or as cryogenic adder circuits that
reduce the complexity or resolution needed for biasing surface gates that define quantum
dots.
We comment here also on the possibility of implementing our PL/AL control archi-
tecture using a switch matrix based on single flux quanta superconducting logic [112].
Such logic already appears well suited to control flux-based qubits at high speed and
with low dissipation. To what extent these devices are compatible with magnetic fields
and the need to generate and steer large voltage waveforms required in the operation of
semiconductor qubits remains an open question.
At the layer of classical logic, our demonstration shows that commercial FPGA devices
can be configured to work at cryogenic temperatures and are compatible with controlling
qubits in close proximity. Beyond the control architecture presented here, the use of cold,
low-latency classical logic will likely improve the performance of feedback systems gen-
erally needed for adaptive measurement, quantum state distillation, and error correction
protocols. A further consideration is the heat generated by the switch matrix, which
must operate at the mixing chamber stage of a dilution refrigerator. Given that these
switches are reflective, rather than dissipative at microwave frequencies, heat generation
will be dominated by the charging of the gate capacitance with each switch, as is the
case for today’s room temperature CMOS technology. For 1000 HEMT switches of the
kind shown here operating at a clock frequency of 1 GHz, we estimate a total power dis-
sipation 100 µW. Straightforward improvements in switch design, such as a reduction in
sub-threshold voltage swing at low temperature, can likely reduce dissipation by a factor
of 100. Even so, improvements in cryogenic refrigeration technology, both at the chip-
level [128] and cryostat, similar to what has been achieved in rare-event physics [129], will
likely be needed to enable large-scale quantum information processing.
We have proposed a micro-architecture for the control of a large-scale quantum pro-
cessor at cryogenic temperatures. The separation of analog control prime waveforms from
the digital addressing needed to select qubits offers a means of scaling this approach to
the numbers of qubits needed for a computation. To demonstrate the feasibility of our
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scheme we have shown that a semiconductor qubit can be controlled using a cryogenic
FPGA system and custom switch matrix for steering analog waveforms at low temper-
ature. We anticipate that integrated, autonomous control systems of this kind will be
increasingly important in the development and demonstration of fault tolerant quantum
machines.
We thank B. Smith, D. Tuckerman, D. Wecker, K. Svore, C. M. Marcus, L. DiCarlo,
L. P. Kouwenhoven, and M. Freedman for useful conversations. Devices were fabricated
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National Intelligence, Intelligence Advanced Research Projects Activity (IARPA), through
the Army Research Office grant W911NF-12-1-0354, the Australian Research Council
Centre of Excellence Scheme (Grant No. EQuS CE110001013), and Microsoft Research.
CHAPTER 4: CRYOGENIC FPGA-BASED
INSTRUMENTATION PLATFORM
4.1 ABSTRACT
We describe the operation of a cryogenic instrumentation platform incorporating commercially-
available field-programmable gate arrays (FPGAs). The functionality of the FPGAs at
temperatures approaching 4 K enables signal routing, multiplexing, and complex digital
signal processing in close proximity to cooled devices or detectors within the cryostat.
The performance of the FPGAs in a cryogenic environment is evaluated, including clock
speed, error rates, and power consumption. Although constructed for the purpose of con-
trolling and reading out quantum computing devices with low latency, the instrument is
generic enough to be of broad use in a range of cryogenic applications.
4.2 INTRODUCTION
Electronic instrumentation at cryogenic temperatures is widespread in astronomy [130],
experimental cosmology [83, 131], and essential to the performance of particle[129, 132],
antimatter[133] and single photon[134] detectors as well as quantum information devices
[1]. In most configurations, the devices or detectors that require cooling are separated
from their room temperature interface and control electronics, typically using low ther-
mal conductivity wiring to cross the often significant thermal gradient. Owing to the
Wiedemann-Franz law, thermally resistive wiring must also be electrically lossy, limiting
its bandwidth and power carrying capability. For complex instrumentation systems that
employ large numbers of wires [129, 135], wide bandwidth transmission lines[94, 136], or
low-latency measurement and control, the physical separation between room tempera-
ture electronics and the cryogenic device environment poses practical challenges that can
impact performance.
Integrating much of the interface electronics inside the high-vacuum stage of the cryo-
stat can partially address these challenges. Embedded cryogenic amplifiers [137] and
multiplexing circuits [105, 107, 130, 136, 138], for instance, are commonly used to boost
weak signals over lengthy transmission lines[26] or to minimise the number of separate
cables and feedthrough connectors traversing the vacuum space and temperature gradi-
ent. Including in this approach the possibility of operating digital-to-analog converters
(DACs)[139, 140] and analog-to-digital converters (ADCs) cryogenically[141, 142], as well
as cryogenic logic and memory systems opens the prospect of digital signal processing,
feedback, and realtime control without the need to bring signals up and out of the cryostat.
In this configuration the exclusive use of superconducting cables and interconnects also
becomes feasible[143, 144], greatly reducing the thermal conductivity and cross-section of
signal-carrying cables in comparison to lossy normal metals.
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Figure 4.1: Isometric view of modular printed circuit boards (PCBs). (a)
Power-distribution board. (b) (i) Front and (ii) rear view of motherboard
with fast (large) and slow (small) expansion connectors visible. (c)(i)
High-speed dual-channel DAC daughterboard and (ii) low-speed 36-channel
DAC daughterboard. (d) Edge-view of extrusions on the 36-channel DAC
heatsink. (e) Modular enclosure, partially filled, and mounted beneath the
4-K stage of a Leiden Cryogenics CS450 dilution refrigerator. A high-speed
DAC daughterboard and a low-speed DAC daughterboard fill one high-speed
and one low-speed expansion slot, respectively. Details of the components
used are given in Table 4.1.
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Here we describe the design and operation of a modular instrumentation platform
for supporting digital signal processing applications at deep cryogenic temperatures, in-
cluding the functionality of a soft-core processor. The system makes use of commercially
available field-programable gate arrays (FPGAs), configured to function down to tempera-
tures approaching 4 K, and incorporates expansion ports for connection to peripheral data
converters such as DACs and ADCs. We evaluate the operation of three models of FPGA
(manufactured by Xilinx Inc.), as a function of temperature, highlighting variations with
respect to room temperature performance. Configured for autonomous operation and
feedback control of quantum information devices [56, 57, 145], our platform is also suffi-
ciently generic to be of wide applicability in the read out and control of various cryogenic
detectors and devices.
4.3 INSTRUMENT DESIGN
4.3.1 Overview
The instrument comprises a motherboard equipped with an Artix-7 FPGA (Xilinx Inc.)
and ports for connecting up to five ‘daughterboards’, as shown in Fig. 4.1. This modular
design allows the system to be configured for specific cryogenic applications while provid-
ing a generic platform that offers power, digital logic, communication links, and associated
thermal management. There are two high-speed and three low-speed connectors for the
daughterboard modules on the rear of the motherboard (see Fig. 4.1(b)(ii)). The two
high-speed connectors each have 32 dedicated differential pairs and 8 power pins, and are
suitable for high-bandwidth modules including giga-sample per second data converters.
The three low-speed connectors share 18 single-ended signalling lines and 8 power pins,
have daisy-chained JTAG (IEEE 1149.1) programming lines, and are suitable for mod-
ules which do not need high-bandwidth communication with the motherboard. Various
communication protocols are possible using the low-speed connectors; for example, we
have made use of a clock-line, a sync-line, and 16 data-lines to transmit 16-bit words
using a two-word address/command packet followed by a variable-length data packet. In
this paper we do not describe further the separate daughterboard modules, which can be
customised for specific applications.
4.3.2 FPGA
Several semiconductor devices, such as bipolar junction transistors and diodes, suffer from
carrier freeze-out at deep cryogenic temperatures, owing to the small fraction of donors
that remain ionized. In contrast, the presence of large electric fields in complementary
metal-oxide semiconductor (CMOS) devices leads to field-induced donor ionization[83].
Carrier freeze-out effects can be suppressed by these fields to the extent that digital
circuits can continue to operate at deep cryogenic temperatures. In selecting fabrication
processes that are compatible with cryogenic operation, the presence of high dielectric
constant (high-K) dielectrics to suppress transistor gate-leakage provides an indication
that large electric fields are present. The FPGA device examined here, for instance, is
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manufactured on the TSMC Ltd. 28 nm process node, which makes use of hafnium-oxide
between gate and channel[146].
The sole active component on the motherboard is a Xilinx Artix-7 FPGA in a 484-pin
ball grid array package, and is pin-compatible with 15 k - 100 k (wire-bond package) and
200 k (flip-chip package) logic element versions of the integrated circuit (IC)[147]. The
Artix-7 is the lowest power of Xilinx’s 7-series FPGAs and has 0.9 to 13.1 Mb of on-
chip block random access memory (RAM), and 45 to 740 digital signal processing (DSP)
slices, each with a 25 × 18-bit multiplier. DSP configuration options include pre- and
post-adders and a 48-bit accumulator [148]. High speed grade and low power variants
are available [149]. The specific device tested is an XC7A50T-2FGG484C, which has
50 k logic elements, has 2.7 Mb of block RAM and 120 DSP slices, and comes from the
common ‘-2’ speed-grade bin in the commercial temperature range (0-85°C). We have also
examined Spartan-3 and Spartan-6 devices, finding them both to be operational at deep
cryogenic temperatures. These simpler FPGAs are ideal for adding functionality to the
daughterboards, for example, in parsing data to a DAC.
4.3.3 Printed Circuit Board Design
The motherboard is an 80 mm × 80 mm, 8-layer FR4 printed circuit board (PCB), with
all layers using 35 µm (1 oz) of copper, as shown in the stack-up illustrated in Fig. 4.2.
The board is finished with electroless nickel immersion gold (ENIG) plating. A simplified
bill of materials is provided in Table 4.1, listing the manufacturers and part numbers of
the components.
Capacitors used on the motherboard and daughterboards for decoupling and filter-
ing are a mix of NP0 ceramic and tantalum polymer (TP). At cryogenic temperatures
NP0 capacitors lose negligible capacitance, and maintain low equivalent series resistance
(ESR)[150, 151], but the capacitance density is small. TP capacitors also retain stable
ESR but suffer from a reduction in capacitance when cooled[151]. Their higher capac-
itance density however, makes them more suitable when large capacitance is required.
Thin-film resistors are used for their temperature stability, as opposed to thick-film resis-
tors, which have been observed to vary dramatically in resistance when cooled.
4.3.4 Communication and Clocking
Communication between the cryogenically operated FPGA and room temperature instru-
ments is provided via stainless steel coaxial cables that mate with the SMA connectors,
with optional 50 Ω termination, on the motherboard. A global clock signal is also provided
to the instrument in this way. Although alternative clocking and communication proto-
cols are possible, our typical configuration brings three coaxial cables into the cryostat
for the FPGA clock, for a serial input signal, and for a serial output. The clock is used
to generate various other internal clocks required: for operation of the serial interface,
clocking data for the low-speed connectors, and to run internal logic.
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Figure 4.2: Motherboard PCB 8-layer stackup: 35 µm (1 oz) copper layers,
with 3 FR4 cores, and 4 prepreg layers. The digital (signal and power)
and analog (power only) domains are spatially separated on the PCB, and
can have their grounds tied on the power distribution board, outside the
fridge, or provided independently. Power pins of the QFS connectors are
through-hole pins, and are connected to the power planes, while signal pins
are surface-mount. PCB vias are not shown.
Figure 4.3: Layout of the modular instrumentation platform motherboard.
The purple and green circles show distribution of the 5 digital and 7 ana-
log voltage rails, from the 10-pin SAMTEC SDL connectors to the modular
expansion connectors (the digital and analog domains are spatially sepa-
rated, as shown by the dashed line). Red lines indicate the JTAG data
signal daisy-chain, with optional jumpers to bypass unused ports. Short
dashed lines represent digital signals to and from the FPGA, with numbers
indicating the total number of connections.
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Table 4.1: Simplified Bill of Materials
Component Manufacturer Part
FPGA Xilinx XC7A50T-2FGG484C
Capacitors AVX TCJ Series (TP)
Capacitors Kemet C Series (NP0)
Resistors Panasonic ERA-3A Series (thin film)
Connectors
High-speed SAMTEC QFS-032-04.25-L-D-DP-PC4
High-speed1 SAMTEC QMS-032-01-L-D-DP-RA-PC4
Low-speed SAMTEC QFS-026-04.25-L-D-PC4
Low-speed1 SAMTEC QMS-026-01-L-D-RA-PC4
Power SAMTEC SDL-105-T-10
Power2 SAMTEC BDL-105-G-E
SMA Cinch 142-0701-211 (vertical)
SMA1 Cinch 142-0701-551 (right angle)
Micro-D1 Glenair MWDM5L-37PCBR-.110
Micro-D2 Glenair MWDM5L-37SCBR-.110
1Daughterboard component, 2 Powerboard component
4.3.5 Power Supply and Programming
The power supply for the instrument as well as the FPGA programming signals are carried
from room temperature using beryllium-copper cryogenic loom wire to the 37-pin Micro-
D connector on the power-distribution module (see Fig. 4.1(a)). The module distributes
power and programming signals via two 10-pin sockets on the front of the motherboard;
one socket for digital power and programming, and one socket for analog power. Five
digital and seven analog voltage lines, plus analog and digital ground lines, are supplied.
Four-terminal sensing, with force and sense pairs tied at the power distribution board,
compensates for loom wire resistance ensuring correct voltages at the instrument.
Programming and debugging of the motherboard and daughterboards is performed
using a Xilinx Platform Cable USB II. The cable uses a standard 4-pin interface: the
clock (TCK) and mode-select (TMS) signals are shared between the motherboard FPGA
and the low-speed connectors; the test-data-in (TDI) and test-data-out (TDO) signals
are daisy-chained from the motherboard FPGA to each of the low-speed connectors. In
case a daughterboard module is not installed in a low-speed connector slot, a jumper is
provided on the front of the motherboard to connect the unused TDI and TDO, ensuring
a complete JTAG chain (see Fig. 4.3).
4.3.6 Thermal Management
The entire instrument comprising power-distribution module, motherboard, and daugh-
terboard modules is housed in a gold-plated copper chassis, which ensures good thermal
coupling between the active electronic components and cryostat. The overall length and
width of the instrument is 96.5 mm and 88 mm, and the height is 92 mm. The mother-
board and each daughterboard have their own copper mounts which feature extrusions to
44 CHAPTER 4. CRYOGENIC FPGA-BASED INSTRUMENTATION PLATFORM
make direct thermal contact to the packaging of the integrated circuits. In Fig. 4.1(d),
extrusions are shown which thermally connect individual DAC ICs on a low-speed multi-
channel DAC daughterboard module. The instrument is installed at the 4-K stage of a
cryogen-free dilution refrigerator, as shown in Fig. 4.1(e). Unused slots can be covered
with blank copper panels to reduce electromagnetic interference. The instrument is cooled
slowly from room temperature in the presence of helium exchange gas, which is evacuated
when a temperature of 4 K is reached.
4.4 FPGA CHARACTERISATION
Modern FPGAs have complex internal architectures with many subsystems for specialised
tasks. The reconfigurable general-purpose digital logic comprises a large number of con-
figurable logic blocks (CLBs). A switch matrix for each CLB connects it to the general
routing matrix. Each CLB contains flip-flops (FFs), look-up tables (LUTs), multiplexers,
basic logic, and memory[152]. FPGAs incorporate DSP slices which contain hardware
multipliers and accumulators, for specialised high-throughput operations. In addition,
input and ouput (IO) buffers can be configured to suit various single-ended and differen-
tial voltage specifications. A summary of the operation of these components at cryogenic
temperatures is given in Table 4.2, for Artix-7 and Spartan FPGAs.
Table 4.2: FPGA testing summary
Single-ended IO Operational
Differential inputs Operational
Differential outputs Spartan-3 only
Phase-Locked Loops Non-operational1
Digital logic Operational
Block RAM Operational2
DSP slices Operational2
1Tested on Artix-7 only
2Tested on Artix-7 and Spartan-6 only
4.4.1 IO Voltage Characterisation
We first investigate if cooling the FPGA leads to variations in the switching voltage
levels associated with the single-ended low-voltage CMOS (LVCMOS) and low-voltage
differential-signalling (LVDS) logic standards. Input thresholds are measured by applying
a dc input voltage and measuring the minimum voltage which always gives a high output
(VIH) and the maximum voltage which always gives a low output (VIL). A common-mode
voltage of 1.2 V is used for LVDS. Results are presented in Table 4.3. Both LVCMOS
and LVDS input thresholds change negligibly with cooling to cryogenic temperatures
allowing standard operation. We observe a decrease in the resistance of pull-up resistors
and differential termination resistors with cooling, but note that these variations can be
compensated for with careful circuit design. LVCMOS outputs function normally.
The parameter that varies the most with cryogenic operation is the LVDS output
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Table 4.3: IO characteristics. Input and output logic thresholds were mea-
sured for LVCMOS and LVDS standards, for the Artix-7, Spartan-6 and
Spartan-3, at a temperature of 300 K and 4 K. The following characteristics
are tabulated: input-high (VIH) and input-low (VIL) thresholds, for 3.3 V
LVCMOS signals; the differential input thresholds for LVDS signals with a
1.2 V common-mode voltage; the resistance of an internal pull-up resistor
for 3.3 V LVCMOS, when the input is held at 0 V; the dc differential input
resistance of an internal differential termination, for a 400 mV differential
signal and 1.2 V common-mode voltage; and the differential and common-
mode output voltages of LVDS signals, measured using an oscilloscope with
a 100 Ω terminating resistor at room temperature. Asterisk indicates an
average reading for voltages that fluctuate in time.
Artix-7 Spartan-6 Spartan-3
300 K 4 K 300 K 4 K 300 K 4 K
VIH single-ended LVCMOS (V) 1.16 1.22 2.39 2.51 1.50 1.61
VIL single-ended LVCMOS (V) 1.09 1.11 2.14 2.24 1.42 1.47
VIH differential LVDS (mV) 5 18 11 11 18 13
VIL differential LVDS (mV) -39 -55 18 -33 -39 -35
Pull-up resistance (kΩ) 20 17 10 7.7 10 6.6
Differential resistance (Ω) 96 86 101 93 108 105
Differential output voltage (mV) 435 42 372 1569∗ 387 582∗
Common-mode differential output voltage (mV) 1120 227 1242 1202∗ 1056 1652∗
voltage. Below 50 K, the common-mode and differential output voltages both decrease
dramatically on the Artix-7, and both increase dramatically on the Spartan-6. Only the
Spartan-3 FPGA exhibits functioning differential output signalling. The operation of
LVDS outputs are likely linked to internal bandgap voltage reference offsets occurring at
low temperature.
4.4.2 Performance and Soft Processor Operation
To demonstrate the functionality of the FPGA’s general-purpose digital logic at deep
cryogenic temperatures, we have implemented an embedded soft processor, a Xilinx
‘MicroBlaze’[153], executing standard C-code, and loaded onto the FPGA via the JTAG
interface. We have run implementations with logic utilisation of up to 8569 FFs (13%
utilisation), 7190 LUTs (22% utilisation), and 1476 kb of block RAM (55% utilisation).
Based on this demonstration we expect that similar IP-cores, for instance the Cortex-
M1 implementations available from ARM Ltd.[154], could be made operational in the
cryogenic environment.
Since the FPGA generates heat in proportion to its clock speed, performance is con-
strained by the available cooling power of the cryostat for a given temperature. With our
instrument mounted at the 4-K stage of a standard cryogen-free dilution refrigerator how-
ever, we find that significant FPGA performance is possible without adversely affecting
the mixing chamber base temperature. To benchmark FPGA performance, we carry out
a series of tests involving multiply-and-accumulate (MAC) blocks, noting that these MAC
operations form the basis of many DSP applications including filters, window functions,
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Figure 4.4: (a) Maximum operating frequency for the Artix-7 running
30 MAC blocks. (b) Performance in GMACS/W (Giga-MACs per second
per watt) at maximum operating frequency. Blue-coloured data are taken
with the FPGA mounted at the 4-K stage of the fridge with red-coloured
data indicating room temperature operation. The solid lines are guides to
the eye.
down-converters and Fourier transforms. The setup for our test comprises the execution
of 30 DSP48E1 slices[148], configured as 16×16-bit MAC operations and clocked with an
external (room temperature) variable source from 0 - ∼400 MHz. We proceed by com-
paring the output of 1000 accumulated multiplications of pre-generated random numbers
to the expected result, with error rates recorded. The test is performed as a function of
core voltage, comparing instrument behaviour at room temperature and 4 K.
The maximum operating clock frequency of the FPGA is determined as the frequency
at which there are no errors over 32 repeat test runs, corresponding to a total of 960,000
MAC operations. The maximum clock frequency is a function of both the core voltage
and temperature of the FPGA, as shown in Fig. 4.4(a). We note that slightly higher
frequency clocking is possible at cryogenic temperatures, when operating at the nominal
core voltage of 1.0 V.
4.4.3 Power Dissipation and Operating Temperature
We have compared the performance and power dissipation of the Artix-7 FPGA when
operating at room temperature and inside the dilution refrigerator, as shown in Table 4.4
and Fig. 4.4(b). Cooling the instrument to 4 K increases the static power but decreases
the dynamic power. In the case of the dynamic power, we evaluate power dissipation using
only the core voltage data from the DSP-block test, expressed as power per clock-rate
(mW/MHz) or equivalently, average energy per MAC operation (nJ/MAC).
Table 4.4: Artix-7 power and performance
300 K 4 K
Static power (mW) 95 170
Dynamic power (mW/MHz or nJ/MAC) 22.9 21.5
Maximum frequency at 1.0 V (MHz) 344 374
Although we can ensure that the outer casing of the FPGA is well-thermalised to the 4-
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Figure 4.5: Estimating the temperature of the Artix-7 FPGA die as a func-
tion of power dissipated during cryogenic operation. With the FPGA off, (a)
shows the diode current in response to a voltage, measured as the refrigera-
tor temperature is increased and decreased to provide a calibration (arrows
show direction of temperature sweep). As some hysteresis in the diode re-
sponse is observed with heating and cooling, our calibration is taken from a
line-of-best fit. We suggest the hysteresis is related to thermal time constants
associated with the temperature difference between fridge and transistors in
the FPGA. In (b) the diode current is monitored as a function of FPGA
power, allowing a functional dependence of core temperature on power to
be determined. This function is plotted in (c), extrapolating to conditions
at maximum operating frequency and idle (only static power).
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K stage of the dilution refrigerator, it is likely that the die exhibits hot-spots and an overall
elevated temperature with respect to its packaging. We provide a coarse measure of the die
temperature by directly accessing a semiconductor diode via external pins of the FPGA,
performing a calibration of the resistance of the diode as a function of the refrigerator
temperature with the FPGA unpowered (see Fig. 4.5(a)). During the DSP-block test, the
diode current was recorded as a function of clock frequency to determine the relationship
between the on-chip temperature (Fig. 4.5(b)) and the power dissipation, as shown in
Fig. 4.5(c). We estimate that the core temperature rises from 16 K at 170 mW (idle) to
27.5 K at 380 mW. We thus determine an approximate thermal resistance between the
chip and the 4-K stage of the refrigerator to be 55 K/W. Despite the FPGA die having an
elevated internal temperature, the instrument and its connectors remain in close thermal
contact with the 4-K stage, even at the highest clock rates.
4.5 DISCUSSION
Integrating FPGA-based instrumentation directly in the cryogenic environment with
cooled devices or detectors has technical advantages such as the use of miniaturised, high-
density superconducting cabling, and in enabling the operation of cryogenic multiplexers,
DACs and ADCs. In addition to these practical aspects, the functionality of FPGA at
cryogenic temperatures provides a path to establishing complete instrumentation solu-
tions that take advantage of reduced temperatures to improve performance. Cooling ana-
log circuits, for example, leads to a reduction in thermal noise [155] and an increase in the
transconductance and gain of transistors [122]. For digital systems, lower temperatures
improve carrier mobility, reduce the interconnect resistance, and lower the subthreshold
swing, leading to higher clock speeds and lower power dissipation[67, 156]. Integrated with
cryogenic FPGA, it is anticipated then that these improvements to semiconductor-based
circuits can lead to enhanced performance of the classical control and readout hardware
needed to scale-up quantum computing devices. Further improvements are likely found
via the use of structured-ASICs (application-specific integrated circuits), that hard-wire
program implementations during fabrication. Such devices can lead to significant reduc-
tions in power dissipation at cryogenic temperatures.
We also draw attention to the potential use of cryogenic FPGAs in the context of super-
conducting digital electronics, interfacing with rapid single flux quantum (RSFQ)[75] or
reciprocal quantum logic (RQL) devices[77]. Cryogenic systems featuring such devices are
already commercially available[157], controlled via room temperature FPGAs. Operating
the control electronics cryogenically would enable more tightly-integrated and compact
instruments of potential use in systems requiring low-latency, high-speed feedback control.
4.6 CONCLUSION
We have developed a cryogenic FPGA-based modular instrumentation platform for the
readout and control of detectors and devices at temperatures approaching 4 K. Three
models from Xilinx Inc. (Artix-7, Spartan-6, and Spartan-3) have been shown to operate
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in the cryogenic, high-vacuum environment of a dilution refrigerator. It is possible to use
much of the functionality of the more powerful, Artix-7-FPGA, including the operation of
a soft-core processor and DSP blocks. We anticipate that such FPGA-based instruments
can enhance the performance of the classical control hardware needed in the operation of
next-generation quantum technologies.
We thank D. Johnson for useful conversations. This work was supported by Microsoft
Research, the Office of the Director of National Intelligence, Intelligence Advanced Re-
search Projects Activity (IARPA), through the Army Research Office grant W911NF-12-
1-0354, the Army Research Office grant W911NF-14-1-0097, and the Australian Research
Council Centre of Excellence Scheme (Grant No. EQuS CE110001013).
CHAPTER 5: CRYOGENIC SIGNAL GENERATION
Chapter 4 introduced a cryogenic insturmentation platform which has expansion slots
to enable customisation for different use cases. In this chapter, two digital-to-analog
converter (DAC) cards are presented, which have been specifically designed for the in-
strumentation platform. Their linearity and noise performance are assessed.
5.1 CRYOGENIC DAC LINEARITY MEASUREMENTS
Two daughterboards with different DAC architectures have been manufactured and tested
at 4 K. This section describes the design and functionality of each board, and presents
basic measurements of the cryogenic operation of the DACs.
Figure 5.1: Low-speed 36-channel DAC daughterboard
The 36-channel DAC daughterboard shown in Fig. 5.1 can be plugged in to any of the
three low-speed connectors on the rear of the motherboard. A small Spartan 6 FPGA
interprets the communications packet from the motherboard, processes the information,
and sends individual commands to the 36 DAC ICs. On this daughterboard the DACs
are updated in groups, with five chip-select signals, and 8 data signals. However since the
onboard FPGA implements this logic, the operation of the DACs is transparent to the
user of the motherboard. By implementing logic on the PCB, it is easy to develop new
daughterboards which are compatible with the signal protocol on the bus.
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Fig. 5.3 shows the (a) integral and (b) differential non-linearity of a Linear Technology
LTC2641 DAC at 300 K and 4 K. This is a 16-bit, 1 MSPS DAC suitable for confining
voltages that do not change significantly on the scale of the qubit lifetime. The linearity
significantly deteriorates as the device is cooled. The non-linearity is most likely due
to mismatching between transistors and resistors in the resistor ladder, which are laser-
trimmed by the manufacturer to perform optimally at room-temperature. In quantum
experiments DACs are calibrated at the start of each experiment, and a calibration could
be implemented by the onboard FPGA to improve the linearity. Since the large spikes in
differential non-linearity are always negative, there are no voltage ranges which are not
accessible.
The supply power for each DAC, based on the datasheet, is PS = VDD × IDD =
3.3 V×120 µA= 396 µW, and the power through the resistor network is approximately
PR = VREF × IREF = 2.5 V×100 µA= 250 µW, depending on selected the output value.
The total power consumption of each DAC will be around 650 µW – an order of magnitude
higher than heat conducted down a single wire of Constantan loom from 300 K to 4 K.
So these COTS DACs would not reduce the power consumption when used to generate
one gate voltage each. However, multiplexing techniques discusssed in section 5.2 can
use a single DAC to generate multiple gate voltages, and custom DACs designed for low
temperature operation could have substatially lower power consumption, particularly if
they share digital power supplies and logic, and use an alternative architecture to the
resistor ladder.
Figure 5.2: High-speed two-channel DAC daughterboard
Fig. 5.4 shows the integral non-linearity of the Analog Devices AD9747 DAC at 300 K
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Figure 5.3: (a) Integral and (b) differential non-linearity of the Linear Tech-
nology LTC2641.
and 4 K. This is a 16-bit, 250 MSPS DAC suitable for pulses on a timescale less than
the qubit lifetime. The same technique can be used to improve the linearity as with
the LTC2641. The onboard voltage reference in the AD9747 becomes very noisy at low
temperatures. This generates noise in the reference current and a noisy output, and can
be seen in the linearity data at higher DAC codes (higher voltages).
These preliminary daughterboards demonstrate the motherboard’s capability for R&D
of cryogenic control subsystems. Subsequent iterations require small modifications, but
the main logic and power supply solutions do not need to be reproduced. Despite reduced
performance at 4 K, COTS DACs can be used in experiments. The two DAC boards
provide the hardware to control up to 4 singlet-triplet qubits, using 8 dc gates per qubit,
4 dc gates for pulse-steering, and the two-channel high-speed DAC for pulse-generation.
5.2 CHARGE-LOCKING FOR LOW-POWER STATIC VOLTAGES
To build voltage generation and distribution systems, which scale to supply thousands of
electrostatic gates, some form of multiplexing would allow fewer voltage generators and
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Figure 5.4: Integral non-linearity of the Analog Devices AD9747 at room
temperature and in a 4-K environment.
lower power consumption. In this section, I propose a system for multiplexing analog
signals, using an array of analog CMOS switches to cyclically refresh the voltages in a
bank of capacitors. This technique takes advantage of the fact that semiconductor spin-
qubits use high-impedance gates. A capacitor, connected to a gate, is quickly charged by
closing a switch to a voltage source. Once charged, the switch is opened and the voltage
(charge) is ‘locked’ into the capacitor, which only very slowly decays due to very slow
leakage through wiring, PCBs, and the quantum device. With this scheme, one DAC
is multiplexed to several gate-capacitor pairs, greatly reducing the hardware and heat
dissipation required for static voltage generation.
5.2.1 CMOS Switch Matrix
A transmission gate, shown in Fig. 5.5(a), is an analog switch created using a pair of nMOS
and pMOS transistors with the drains and sources tied together as the analog inputs. The
difference between a transmission gate and a standard pair of transistors, is that the body
terminals are tied to the positive supply voltage for the PMOS, and the negative supply
voltage for the NMOS, rather than to the source terminals. A digital signal directly
controls the gate of the nMOSFET, and the signal is inverted to simultaneously control
the gate of the pMOSFET.
The analog pins are connected when the gate is closed (on), and there is a high
impedance between the analog pins when the gate is open (off). This switch can be used
to connect a single input to multiple outputs, as in Fig. 5.5(b).
A circuit diagram for a single charge-locking channel is shown in Fig. 5.5(c). By
ensuring a large ratio of leakage resistance (Rleak) to transmission gate resistance (Rtx),
the voltage on the capacitor can last for a long time compared to the length of operations
on spin qubits. An approximation of the resulting waveform is shown in Fig. 5.5(d).
Using the simplified circuit diagram in Fig. 5.5(c), the functional forms of the output
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Figure 5.5: Elements and operation of the cryogenic switching matrix. (a)
A PMOS and NMOS transistor have their drains and sources connected in
parallel; the bodies are tied to the positive and negative supply, respectively;
and the gates are controlled by a digital input signal with the PMOS input
inverted. (b) A column of switches can be used to demultiplex one analog
signal to a set of outputs. (c) The simplified circuit model of a single channel
of the switch matrix, which charges a capacitor, and there is leakage in the
system. (d) The voltage seen on the capacitor when the switch is used to
periodically refresh the charge. With a constant input voltage (green), the
output tends toward an asymptote (red) when the switch is on, and toward
zero when the switch is off. With realistic values for leakage, capacitance,
and refresh rate, peak-to-peak ripple voltage is on the order of 1ppm.
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voltage during the ‘off’ and ‘on’ periods are shown in equations 5.1 and 5.2, respectively.
I =
Vin − Vout
Rleak
⇒ Vout = k1e−t/(RleakC) (5.1)
I =
Vin − Vout
Rtx
− Vout
Rleak
⇒ Vout = Rleak
Rleak +Rtx
Vin − k2e−(Rleak+Rtx)t/(RleakRtxC) (5.2)
These are exponentially decaying waveforms, approaching asymptotes of 0 and Rleak
Rleak+Rtx
Vin,
respectively, as shown in Fig. 5.5(d).
The droop from the input voltage, and the ripple voltage, can be calculated by equating
the two exponential decays, using reasonable values: transmission gate resistance Rtx =
1 kΩ, leakage Rleak = 1 GΩ, a periodic refresh-rate of τon + τoff = 1 ms, a charging time
of τon = 1 µs, and a capacitance of 1 µF. Even with a pessimistic value of leakage – at low
temperatures in particular it should be possible to reduce leakage condutance far below
1 nS (increase leakage resistance far above 1 GΩ) – the ripple is only 1 part-per-million
(ppm) of the input voltage, and the droop is 100 ppm. For example, with an input voltage
of 2 V, the ripple will be 2 µVpp.
This simple circuit model doesn’t include complexities like charge injection. Switch-
ing capacitors can produce voltage spikes in analog systems as charge in the channel is
displaced when the transistor is switched off. However, the capacitance of transistor pair
is around 0.5 pF. Given the tiny ratio of this capacitance to the large capacitor being
charged, the spike associated with charge injection will be negligible.
Off-the-shelf analog multiplexers/demultiplexers are available, but are typically limited
to 1:8 (single input, 8 output) demultiplexers. Manufacturing a custom switch matrix
specifically for the charge-locking application will greatly reduce the total footprint of the
components on a PCB.
A 16:256 demultiplexer (16 input, 256 output) could be implemented with 278 pins:
16 analog inputs, 2 digital pins for a serial interface, and 4 power-supply pins (digital
positive, analog positive, analog negative, and a shared ground) for a bipolar device. A 5-
row perimeter-style 280-pin BGA, using a 19 x 19 grid with the centre 9 x 9 grid omitted,
provides a good compromise between high density and easy PCB routing. An alternative
would be a 4-row 288-pin BGA, which uses a 22 x 22 grid with the centre 14 x 14 grid
omitted.
5.2.2 PCB
A modified design for the DAC board shown in section 5.1 reduces the number of DACs
to 16, utilizes two of the 16:256 demultiplexer chips proposed in section 5.2.1, is shown in
Fig. 5.6.
The PCB uses 16 DACs, with 16 opamps, to charge 480 capacitors through the two
demultiplexing chips. The multiplexing chips and the DACs are controlled using a Xilinx
Spartan-6 FPGA. The board is compatible with the instrumentation platform discussed
in chapter 4. Charge is stored in 0.1 µF tantalum polymer capacitors, and the output
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Figure 5.6: Cryogenic low-noise 240-channel voltage generator PCB. 16
DACs are multiplexed through using custom CMOS switch arrays, and
charge is stored in 480 capacitors. These capacitor voltages are refreshed
frequently, so that minimal ripple is seen on the output.
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voltages are broken out using two SAMTEC SEAM8-30 240-pin grid-array connectors.
Two such boards operating at 4 K could provide stable dc voltages for quantum devices
with up to 960 high impedance gates. The SEAM8 connectors are ideal for connecting
superconducting flex-circuits between this PCB and the milliklevin PCB. In the following
chapter, I propose an interconnect solution to bridge the gap between the 4-K stage, and
connect these dc voltages to quantum devices.
CHAPTER 6: HIGH-DENSITY INTERCONNECTS
In this chapter, an example experiment is proposed which would demonstrate the scala-
bility of the techniques discussed in chapters 3 and 4, by operating 100 qubits in a single
chip. To achieve such an experiment, I introduce two new pieces of hardware to provide
sufficient interconnectivity at cryogenic temperatures: a PCB to connect a large number
of rf and dc signals to the quantum device, and high-density flex circuits to bridge the
gap between the 4-K and millikelvin stages. While it may be many years until anyone
fabricates such a large number of qubits with useful entanglement, a lot can be learnt
about the scaling requirements by demonstrating and evaluating the performance of a
control system, operating 100 independent qubits on a single chip.
Figure 6.1: (a) Interconnect density between experimental apparatus at dif-
ferent temperature stages, in the proposed 100 qubit experiment. (b) Layout
of the quantum device and adjacent multiplexing chips.
To operate one hundred semiconductor spin qubits simultaneously the experiment will
require approximately 500 dc connections for confinement voltages (assuming 100 singlet-
triplet qubits, see section 2.3.1), and a minimum of one hundred rf connections. Qubit
control may be achieved using one of two methods: by selectively directing pulses from
Prime Lines to individual qubits (see chapter 3); or by frequency-shifting a sinusoidal
control signal for each of the qubits [145]. In either case, a 4:100 rf demultiplexer provides
the necessary connectivity to control 100 qubits, using 400 low-frequency inputs to direct,
or modulate, the rf input signals. Four separate Prime Line pulses (for four different
operations) may be multiplexed to each of the 100 qubits. Alternatively, four IQ inputs
(full quadrature) may be frequency-tuned to each qubit using 4 dc lines per qubit.
Readout may use frequency-domain multiplexing (FDM), time-domain multiplexing
(TDM), and parallel readout channels, to measure a total of 100 qubits. Four DAC/ADC
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readout circuits, each multiplexing with eight frequencies, and splitting the readout sen-
sors into four time-domain-multiplexed groups, provides up to 128 channels of readout.
The 4:100 demultiplexer can be split into four 4×6 mm gallium-asrenide 4:25 demul-
tiplexer chips. The four readout circuits can be split between two 2×6 mm niobium-on-
sapphire chips, each with two sets of 8-frequency LC superconducting resonator circuits.
The layout of the proposed quantum device and its supporting multiplexing chips is shown
in Fig. 6.1(b).
To accommodate the proposal in chapter 3, an interconnect solution must connect the
904 low-frequency voltages to the gates of the quantum device, gates of the time-domain
multiplexing switches, and gates of the demultiplexer’s switches. At the same time, the
demultiplexer and FDM chips must be immediately adjacent to the quantum chip for best
rf performance, and an rf interconnect solution must connect high-bandwidth signals to
FDM and demultiplexer chips, with minimal cross-talk or coupling to the dc lines.
6.1 MILLIKEVLIN PCB
At the millikelvin stage, a single PCB breaks out 960 dc voltages from four 240-pin 0.8-
mm-pitch array connectors, and 32 rf signals from custom multicoax connectors, to a
customised cavity with multi-tier bonding pads, for wire bonding to the quantum device
and multiplexing chips.
The array connectors for dc voltages are SAMTEC SEAM8 8-row 30-column connec-
tors (SEAM8-30-S02.0-S-08-2-GP-K). Each of the 960 dc lines has a single-pole RC filter
on the PCB.
Custom rf connectors, the Ardent TR Leapfrog series, were designed and manufactured
specifically for this PCB (see appendix B). They provide 16 rf connections at each end of
the PCB using two 8-channel connectors, for a total of 32 rf connections. For flexibility,
the rf signals are AC coupled very close to the connectors, with a dc offset provided by
32 of the 960 dc connections. This provides AC coupling even if multiplexing chips are
not being used, and also decouples low-frequency noise from AWGs earlier in the signal
path, reducing low-frequency noise coupling to the dc lines.
Renderings of the millikelvin PCB, and diagrams of the routing, are shown in Fig. 6.2;
and the PCB stackup is illustrated in Fig. 6.3.
6.2 FLEX CIRCUIT
Generating dc voltages at 4-K alleviates the interconnect problem to room temperature,
but not between the 4-K and millikelvin stages. A convenient way to connect a large
number or electrical signals is with flexible PCBs, or ‘flex circuits’. These are PCBs
where the laminate is a thin and flexible material such as Kapton, and using narrow
conducting traces with narrow gaps, very high densities can be achieved. Ideally the
conducting materials would be superconducting, which would provide zero resistance for
dc and very low resistance for rf signals, and very small cross-section conductors [158].
However, there are, to our knowledge, no commercial manufacturers who fabricate flex
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Figure 6.2: Interconnect PCB for millikelvin connection to quantum devices.
(a) Top view. (b) Closeup of the multi-tier bonding pads. (c) Isometric
view. (d) Internal routing for 960 dc connections with single-stage RC filters,
and 32 rf connections. (e) Magnified view of the routing on one quarter of
the PCB.
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Figure 6.3: Millikelvin interconnect PCB 9-layer stackup: 35 µm (1 oz)
copper layers, two Rogers rf dielectric cores and a single bondply, five FR4
cores, and six prepreg layers.
circuits with conductors with a critical temperature above 4 K, such as niobium.
The most commonly used conductor material for flex circuits, as with normal PCBs,
is copper, due to its high electrical conductivity. However, copper, along with most
other materials, is too thermally conductive to be used between temperature stages on a
dilution refrigerator. Since this interconnect solution is being developed to apply voltages
to high-impedance switch-matrix gates and confinement gates, the conductivity of the
connections does not have to be very high.
A small flex circuit trace is of order 100 µm wide, and 25 µm thick, and to connect
electronics on the 4-K stage to millikelvin experiments will require approximately 50 cm
long circuits (see section 2.6.3). Repeating the thermal integral calculations in Table 2.1
for copper and stainless steel connected between 4 K and close to absolute zero, a single
trace of copper would conduct 1-6 µW, and 960 connections would conduct 1-6 mW.
Stainless steel would conduct only around 2 nW per trace or 2 µW in total. The resistance
of these traces would be 30 mΩ (300 mΩ) for copper, assuming RRR=100 (10), compared
to 100 Ω for stainless steel. Stainless steel is a suitable material, since it has very low
thermal conductivity for a metal, and its higher electrical resistance will not be a problem
for the high-impedance gates.
This design has 60 dc traces per layer, and requires 4 layers to connect all 240-pins.
The traces are 0.1 mm wide, with 0.1 mm gaps. In the long term, this type of design could
be fabricated in a single 4-layer flex circuit. However, to allow plating of vias, the stainless
steel must be ‘flash’ plated with copper — a process which can only be applied to all of
the metal on the panel. To allow experimentation with copper etching, the four-layer
design was split, and fabricated in two two-layer pieces, allowing all layers of metal to be
exposed. The stainless circuits are 25 µm thick, with a 0.5 µm nickel barrier, a 1.0 µm
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Figure 6.4: Flex circuit interconnect solution prototype. (a) Plain flex cir-
cuit, and (b) close-up of populated SEAM8 connector.
copper flash layer, and Electro-Nickel Immersion Gold (ENIG) plating. The substrate is
51 µm polyimide, with 25 µDuPont Pyralux LF adhesive.
The copper was etched from the circuits, by submersion in 70% concentrate Nitric
acid for approximately 15 seconds. This process completely removed the copper, and did
not noticeably affect the stainless steel below.
These circuits would be sufficient for the proposed 100 qubit experiment, and could
easily be scaled beyond 1000 dc lines. Flex circuits using array connectors will be easier to
manage than soldering loom ends for thousands of connections, in terms of manufacturing
and handling. However, in the long term, superconducting flex circuits will provide even
greater connection densities, with lower heat conduction: they can be designed with much
narrower and thinner traces, of order 20 µm wide and 250 nm thick, with 50 µm pitch
(30 µm gaps) [158]. The cross-sectional area of these traces would be 5 µm2, compares to
25,000 µm2 for the stainless steel traces shown in this chapter. They would be scalable
to hundreds of thousands of connections between 4 K and millikelvin, and will likely
only be limited by the size of connectors used to interface with the quantum devices.
Additionally, these superconducting flex circuits will allow high-bandwidth transmission
lines in the future [158].
CHAPTER 7: FUTURE OUTLOOK
In the near future, solid-state qubit fabrication will improve to the point where the com-
plexity of the devices is too high to be controlled with currently existing technologies. This
thesis presents work which demonstrates scalable techniques for control, by distributing
the control system throughout the various temperature levels in a dilution refrigerator.
These techniques will help to scale quantum information experiments up to hundreds of
physical qubits. However, for useful quantum computation, hundreds of logical qubits
will be required, which may involve tens of thousands up to millions of physics qubits,
depending on the implementation.
It is hard to envision what the control system on a one-million-qubit quantum com-
puter might look like, but two things seem certain: there will not be a million individual
electrical connections spanning the temperature gradient from room-temperature to mil-
likelvin; and not all of the control electronics will be integrated at millikelvin tempera-
tures, because the heat dissipation, even using ultra-low-power superconducting electron-
ics, would be far too high.
A distributed control system is inevitable, but suitably scalable techniques must be
developed, tested, and verified; and will evolve as new techniques become available or
achievable. Exactly which elements of the control system will reside at each temperature
level remains to be seen. For example, if ultra-low-power-consumption multiplexers can
be developed to operate very close to the devices, there will be less reliance on 4-K
electronics. Whereas if very small-cross-section superconducting transmission lines are
developed with very low cross-talk, there will be less reliance on millikelvin electronics.
Scaling quantum control systems will require a parallel effort in four main areas: room-
temperature electronics development and programming, off-the-shelf cryogenic systems,
cryogenic ASICs, and cryogenic interconnects.
7.1 ROOM TEMPERATURE ELECTRONICS
Development of custom room-temperature electronics, both high-speed digital electronics
and high-performance analog electronics, is useful for scaling quantum systems in the
short term. Standard lab instruments have a limited number of channels, and provide
general-purpose functionality far beyond what is necessary for these specific experiments.
Our lab has developed a low-noise multi-channel voltage source specifically for quan-
tum information experiments. The instrument, shown in figure 7.1, has 64-channels of
20-bit low-noise voltage sources – far more than available in commercial voltage sources
with similar performance – and can easily be synchronised in a multi-instrument system
for hundreds of channels. Additionally, the instrument provides new functionality which
is not available in commercial instruments, including a nanoampere current leak-detection
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Figure 7.1: 64-channel low-noise voltage source instrument, developed in the
Quantum Nanoscience Laboratory.
circuit for high-impedance gate devices with Schottky barriers, and an array of low-noise
relays to digitally switch between multiple output filters.
Similarly, high-channel-count waveform generators are being developed specifically
for quantum experiments [159]. Custom room-temperature instruments, like our volt-
age source and waveform generators, will be necessary to scale quantum experiments
in the short term. But with increasing numbers of connections from room-temperature
to millikelvin, there is a limit to their scale before cryogenic electronics will be neces-
sary. Furthermore, the ever growing number of connections from room temperature,
using individual coaxial cables, would become increasingly hard to debug in a laboratory
environment.
Techniques developed using room temperature electronics will be portable to cryo-
genic hardware developed in the future. For example, FPGA implementations for pulse-
sequencing and demodulating readout signals, will be very similar on a cryogenic FPGA,
other than the specific hardware being used. FPGA implementations, once verified, will
also allow faster development of custom cryogenic ASIC designs.
A specific example being developed in the Quantum Nanoscience Laboratory is FPGA-
based simultaneous multi-frequency readout using direct sampling. Readout sensors are
frequency-multiplexed on a single coaxial cable, using LC resonators. Using analog elec-
tronics to simultaneously read out all of the frequencies would require many power splitters
and band-pass filters, introducing problems with matching and crosstalk, and would be
difficult to reconfigure. Instead, we are generating all the frequencies using a high-speed
DAC and directly sampling the reflected signal using a high-speed ADC. An FPGA gen-
erates the frequency tones and sums them together. Using digital demodulation, the
reflected amplitude of each sensor is determined by digitally mixing the sampled signal
with the digital local oscillator. A 2 GSPS DAC and 2 GSPS ADC are used to generate
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and measure 8 or more frequencies in the 0-1 GHz range. Directly sampling (keeping all
signals within the first Nyquist zone – below the Nyquist frequency) avoids problems with
mixing down (either with an analog mixer or by undersampling) of overlapping aliases of
different frequencies.
To read out more frequencies with fewer resources, it may be possible to use techniques
developed in the field of telecommunications. For example, using orthogonal frequency-
division multiplexing (OFDM), many closely-spaced frequencies can be independently
measured by making use of carefully constructed filters: the filter response for each fre-
quency is not only narrow-band, but is zero at all other ‘orthogonal’ frequencies.
7.2 COTS ELECTRONICS
Reprogrammable logic will be an essential part of any cryogenic quantum control sys-
tem, even in the long term. With new research, implementing new algorithms would
be most feasible with high performance reprogrammable logic, rather than refabricating
application-specific digital circuits. The complexity of COTS FPGAs is far higher than
can be expected from custom electronics, and the well-established design tools are ex-
tremely powerful, making them ideal platforms for reprogrammable logic, despite their
high power consumption compared to custom alternatives.
The instrumentation platform developed in chapter 4, combined with the DAC boards
presented in chapter 5, is ready for use in semiconductor spin-qubit experiments, for dot
confinement and for control-pulse generation. However, a number of refinements can be
made to the DAC boards presented above, and there are many modules which would make
the system more versatile, each with various technical challenges. Certain subsystems may
continue to be developed with all COTS components, while others may depend on the
development of custom ASICs.
Further development of data-converters is a high priority. Improvements to the DAC
lineup will include buffers and voltage references. There are a number of potential candi-
dates for low-speed analog-to-digital converters (ADCs), but combining high-speed with
low power is likely to require an RSFQ or RQL front-end. Quantum experiments use rf
sinusoidal signals for readout, and a cryogenic frequency synthesizer array would comple-
ment the readout electronics. Cryogenic frequency synthesizers and clock generators and
distributors would reduce the dependence on room-temperature electronics.
In the future, keeping track of input data will require larger memory than is available
onboard the FPGA. While external SRAM offers an easy solution, operating higher den-
sity RAM, like DRAM, would allow for more complex operations. Since flash memory
does not work at deep cryogenic temperatures [160], likely due to hot-carrier injection
into the floating gate, it would be beneficial to integrate cryogenic non-volatile memory
in the instrumentation platform. Non-volatile memory would enable configuration data
to be stored in the system, rather than reprogramming from the host computer after any
reset. Commercial FeRAM and MRAM devices may continue to operate at cryogenic
temperatures.
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A major drawback of a room-temperature power supply is the large inductance in
the cables. The large inductance, combined with restricted capacitor selection, limits the
maximum rate of change of current draw, since a sudden change in current would result
in a voltage transient. Development of a cryogenic power-distributor would result in an
increase in heat load on the dilution refrigerator. However, they would also allow much
faster switching of the devices so, for example, turning on an analog front-end only for
the duration of a readout cycle becomes feasible. Switch-mode regulators would minimise
the heat-load but would introduce noise into the system, while linear regulators would
increase the power consumption but minimise noise. There will always be a trade-off
between noise and power consumption, but a hybrid system with fast-switching low-
noise regulators for analog supplies, and high-efficiency switch-mode regulators for digital
supplies, could perform well without increasing the total heat load significantly.
7.3 CUSTOM ELECTRONICS
Custom switch matrices for both dc and rf signals can be fabricated using gallium arsenide,
as with the switches demonstrated in chapter 3. However, the advanced fabrication tech-
niques in the semiconductor industry, and power design tools, allow for highly complex
silicon devices to be designed and manufactured in only a few months. CMOS in particu-
lar has many foundries, but other processes, including SiGe, are also well established and
are applicable to cryogenic systems.
These application-specific integrated circuits (ASICs) could be optimised for low-
temperature operation, providing faster and lower power digital logic than FPGAs. In
addition, mixed-signal (analog and digital) ASICs may be manufactured on SiGe BiC-
MOS processes – fabricating SiGe bipolar transistors on the same integrated circuit as
CMOS transistors. SiGe provides low-noise and high-speed analog transistors which op-
erate at cryogenic temperatures, at the cost of higher power consumption, while CMOS is
well-suited to digital logic. SiGe technology is already used for very low-noise amplifiers
in quantum information experiments [155].
Purely CMOS devices could be suitable for larger scale multiplexing of rf signals as
in chapter 3, and for charge-locking circuits as discussed in chapter 5, at either 4 K or
millikelvin.
More ambitious projects include integrating a SiGe analog front-end, BiCMOS or
CMOS ADC, and CMOS signal processing, in a single device. Moving high-speed logic to
an ASIC will reduce power consumption compared to an FPGA [161]. Further, including
digital signal processing on-chip with a high-speed ADC would eliminate power-hungry
digital data transfer by keeping data on chip – digital output drivers must drive significant
capacitative off-chip loads, or even parallel resistive loads as in the case of LVDS. Once
verified in an FPGA, digital logic – for example demodulation and qubit state estimation
logic – could be implemented adjacent to the ADC, drastically reducing the bandwidth of
signals required to be sent to higher-level supervisory logic. Alternatively, superconduct-
ing electronics based on RSFQ or RQL may provide both the analog and digital elements
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required for such a qubit state estimator.
7.4 INTERCONNECT SOLUTIONS
To support a large increase in the numbers of qubits, a number of technical challenges
must be overcome. Issues with space, heat conduction, crosstalk, and predictable and
repeatable parasitic capacitances and inductances must be addressed.
Moving a significant amount of the control electronics to 4 K will alleviate much of the
heat, latency, and space problems of traversing the 300 K to 4 K temperature gradient,
but interconnects between 4 K and millikelvin remain a formidable challenge. While the
heat conduction of stainless steel or NbTi wires from 4 K to millikelvin is very small, the
space taken up by coaxial connectors such as SMAs and Ardent’s LeapFrog connector, as
well as nano- and micro-D connectors, is far too large.
Superconducting flexible PCBs [158] would offer an ideal solution to both the rf and dc
wiring: perfect conductance, even in a very small cross-section, which minimises space and
heat conduction. A scaled-down version of the stainless flex circuit presented in chapter 6
would work well for dc connectivity. Developing a multilayer process would allow very
good shielding using a top- and bottom-layer ground plane. For rf transmission lines,
the crosstalk between transmission lines must be very small – difficult to achieve with
very small pitch between transmission lines, but the proposal suggests using at least three
superconducting layers, to shield a stripline or coplanar waveguide with ground planes on
either side, and shielding vias between traces.
High-density wiring solutions only solve half of the problem, and miniaturisation of
connectors will be necessary. The PCB and interconnect system proposed in chapter 6 are
a first step in this miniaturisation: using a small-pitch grid-array connector for dc, and an
integrated multi-coax connector for rf signals. Fine-pitch superconducting flex will allow
use of even smaller connectors, particularly for the rf signals. Ardent’s ‘Spring Probe’
technology [162], as a high-frequency minituarised alternative to pogo pins, would be
well-suited to small-pitch 2D arrays of rf connections. Adding an extra array dimension
to Ardent’s 1D array multicoax ‘TR’ connectors [163], and reducing the pitch, would
create a connector with a very small footprint for a large number of rf connections.
Automatic wire-bonders can reliably bond thousands of pads to a PCB. However, these
PCBs are likely to be single-use packaging solutions, since leaving a device bonded allows
experiments to be repeated with the same device in the future. As an alternative single-
use packing technique, there would be many advantages in moving to flip-chip technology,
in which raised solder bumps are deposited on the pads, and the chip can be ‘flipped’ and
directly soldered to a PCB or interposer. The technique will reduce parasitic capacitance
and inductance on each channel, by reducing the total length of the interconnects, and the
inductances and capacitances will be more repeatable, since varying wire-bond lengths and
geometry are eliminated. This will be essential when scaling up the number of resonator
frequencies multiplexed per readout channel, as the frequencies will be more predictable.
Another advantage is the increased thermal conductance compared to long and narrow
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aluminium wire-bonds, which should help keep the qubits cold while control electronics
dissipate small amounts of heat nearby.
7.5 INTEGRATED QUBIT-CONTROL CHIPS
Even with high-density dissipationless superconducting wiring solutions between temper-
ature stages, the power requirement of driving hundreds or thousands of 50 Ω transmission
lines would be too high to have all control electronics at 4 K. A 100 mV RMS signal into
50 Ω dissipates 200 µW, whether that is dissipated in an output impedance, or reflected
and dissipated in a termination resistor, or both. One thousand such pulses would be too
high for a dilution refrigerator, ignoring any other heat sources. However, multiplexing
circuits at millikelvin temperatures suffer in a similar manner: even if a lossless switch
were possible, the energy required to charge an discharge capacitances in interconnects
will become a limiting source of power dissipation at the sensitive temperature stage, as
the rate of gate operations increases.
Advanced packaging solutions, interposers, multi-chip modules and flip-chip technol-
ogy will have their limits: the inductances and capacitances, while more predictable than
wire-bonds, are larger than interconnects in integrated circuits. Ultimately, it will be
desirable to integrate all millikelvin devices as closely as possible. The integration of
cryogenic ASICs and quantum devices on a single chip would provide an ideal package:
reduced and repeatable inductances and capacitance, and increased reliability, due to the
elimination of interconnects very close to the device. This may be impossible for con-
trol systems on different materials, for example GaAs spin-qubits could not integrate Si
CMOS switches on the same device.
Basic examples of integration include time-domain multiplexing (TDM) and fabri-
cating resonators on the qubit chips. TDM could be implemented on a GaAs qubit
device, using additional gates to multiplex one LC resonator with multiple readout sen-
sors through the 2DEG, using switches similar to those shown in chapter 3. Integrating
resonators onto the same device would further reduce capacitances between the resonator
and the gates, and allow more precise control of the resonant frequencies. However, both
of these examples require additional fabrication steps: TDM requires multilayer metal
connections on the top of the device, and resonators require a superconducting metal
(aluminium or niobium) which are not usually used in semiconductor qubit experiments.
Charge-locking on the qubit device [164] reduces the number of connections needed to
be broken out of the device, and a large scale implementation of this technique could sig-
nificantly ease the connectivity issue. The leakage at very low temperatures is low enough
that small capacitances can be used to store gate voltages. Using similar techniques, it
may be possible to create circuits which generate high-speed pulses with very low power
dissipation. A switched-capacitor rectangular pulse-generator could be implemented by
switching qubit gates between a set of capacitors pre-charged to different voltages. The
capacitance of the storage capacitors must be many orders of magnitude larger than the
capacitance of the gate and metal traces, and the voltages would have to be re-charged
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periodically. The power dissipation would be extremely low compared to other pulse-
generation techniques, but crosstalk of the digital control signals may cause problems
when operating at high frequency (requiring fast rising and falling edges).
The more complex the integration task, the more complex the fabrication process
requirements. And while techniques are very advanced in the semiconductor industry,
fabrication is often limited in research groups to single-layer metal deposition, or limited
crossover capabilities. Multilayer processes will be essential to realise 2D arrays of qubits,
and will simplify many challenging aspects of device design. Research facilities will have
to develop multilayer metal capabilities, and as device sizes grow, collaboration with
industry foundries will become more important.
7.6 PHYSICS MEETS ENGINEERING
Fault-tolerant operation of qubits will likely be achieved in the near future. Supercon-
ducting qubits are at the fault-tolerant threshold [44], and the next step is to encode
logical qubits in a an error correction scheme. But other flavours have more work to be
done. Semiconductor qubits are a long way behind, having only demonstrated two in an
entangled state [9]. Topologically protected Majorana systems are even further behind –
only recently have signatures of the Majorana zero modes been observed [35, 36, 37] –
and a qubit is yet to be realised, let alone coupled with another qubit [38, 39].
The race, of course, is far from over. It seems probable that superconducting qubits
will be the first flavour used to build a useful quantum computer [11, 46], providing tens
of logical qubits, which could be used for quantum chemistry and simulating quantum
systems. But it may become difficult to continue increasing the size of superconducting
qubit arrays: the qubits themselves are physically large; control and readout requires elec-
tronics operating in the 4-8 GHz range, a much tougher requirement for control electronics
and interconnects.
Semiconductor-based qubits have the advantage that they themselves are physically
very small, and scaling up to thousands or millions may be assisted by existing semicon-
ductor fabrication technology. The footprint of semiconductor qubits, like superconduct-
ing qubits, is limited by the minimum size of the resonators used to read their states. TDM
techniques will allow for multiple qubits per resonator; but how many can be coupled to
an individual resonator, in both semiconductor and superconductor systems, remains to
be seen. Majorana qubits, on the other hand, may scale better in terms of physical space
due to their inherent fault tolerance – fewer physical qubits should be necessary per logical
qubit (potentially as few as one), significantly reducing the physical size of the quantum
device for a useful universal quantum computer.
Aside from the performance of the qubit flavours themselves, choosing the best qubit
for a large-scale quantum computer will depend on how the appropriate control systems
scale, and how easily the fabrication facilities can be realised. The days of fabricating
few-qubit devices, to develop specific control techniques, are numbered. Scaling beyond
hundreds of physical qubits will require an iterative process; the key to success will be
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developing control systems hand-in-hand with qubits, to the point where a complete
manufacturing process produces control systems reliably and tightly integrated with the
qubits.
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APPENDIX A: PCB DESIGNS
A.1 FPGA MOTHERBOARD
Fig. A.1 shows the traces on the 4 signals layers of the motherboard presented in chapter 4.
The plane separations for the four power and ground planes are also shown (all four layers
are combined).
Figure A.1: Signal layer layout of the FPGA-based instrumentation plat-
form motherboard. Top layer (red), inner signal 1 (orange), inner signal 2
(green), bottom layer (blue), multilayer and vias (black), and plane separa-
tions (grey).
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A.2 LOW-SPEED DAC
Fig. A.2 shows the traces on the 3 signals layers of the low-speed 36-channel DAC PCB
presented in chapter 5. The single ground plane layer is not shown.
Figure A.2: Signal layer layout of the low-speed 36-channel DAC PCB. Top
layer (red), inner signal layer (cyan), bottom layer (blue) and multilayer and
vias (black).
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A.3 HIGH-SPEED DAC
Fig. A.3 shows the traces on the 2 signals layers of the high-speed two-channel DAC PCB
presented in chapter 5. The plane separations for the two power and ground planes are
also shown (both layers are combined).
Figure A.3: Signal layer layout of the high-speed two-channel DAC PCB.
Top layer (red), bottom layer (blue), multilayer and vias (black), and plane
separations (grey).
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A.4 FLEX-CIRCUITS
Fig. A.3 shows the four-layer design of the flex circuit, for which a two-layer prototypes
was presented in chapter 6.
Figure A.4: Signal layer layout of the four-layer flex circuit for connecting
240 dc voltages from 4-K DACs to millikelvin. Top layer (red), inner signal
1 (orange), inner signal 2 (green), bottom layer (blue), multilayer and vias
(black).
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A.5 MILLIKELVIN PCB
Figs. A.5 and A.6 show the layers of the qubit interconnect PCB presented in chapter 6.
Figure A.5: Dc signal layers of the millikelvin interconnect PCB. Top layer
(red), inner signals (orange, green, pale blue, purple), bottom layer (blue),
multilayer and vias (grey/black).
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Figure A.6: Rf signal layer of the millikelvin interconnect PCB.
APPENDIX B: ARDENT LEAPFROG CONNECTORS
The rf connector developed by Ardent Concepts for the PCB designed in chapter 6 is
shown in Fig. B.1 in the ‘Leapfrog’ configuration, on a more recent PCB design in the
Quantum Nanoscience Laboratory.
Figure B.1: Ardent Concepts’ Leapfrog Connectors, developed for the mil-
likelvin interconnect PCB.
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